DATA PROCESSOR WITH INFERENTIAL DATA TRANSFER AND OPERATION METHOD THEREOF
PURPOSE: To provide a data processor having inference data transfer. CONSTITUTION: A data processor having inference data transfer is provided with an address circuit 40 and data circuits 42 and 44. The address circuit 40 generates a memory address corresponding to a data block and and a tag. The ta...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | ROBAATO JIEI RIIZU MAIKERU SHII BETSUKAA JIYON ESU MIYUHITSUCHI CHIYAARUSU AARU MUUA |
| description | PURPOSE: To provide a data processor having inference data transfer. CONSTITUTION: A data processor having inference data transfer is provided with an address circuit 40 and data circuits 42 and 44. The address circuit 40 generates a memory address corresponding to a data block and and a tag. The tag indicates the propriety of the data block. The data circuits 42 and 44 receive the data block corresponding to the memory address at a first time, and receives a signal at a second time. This signal indicates the propriety of the data block. The data circuits 42 and 44 reject the data block in response to the signal. The data processor can receive data while the propriety of the data is judged in parallel by, for example, an address comparison or error correction code constitution. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH06243034A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH06243034A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH06243034A3</originalsourceid><addsrcrecordid>eNrjZPBycQxxVAgI8nd2DQ72D1II9wzxUPD0c3MNcvUL8XT0UQDLhwQ5-gUDxRQc_VwU_ANcgxxDPP39FHxdQzz8XRRCPICq_d14GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakm8V4CHgZmRibGBsYmjMTFqAGh2LZc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DATA PROCESSOR WITH INFERENTIAL DATA TRANSFER AND OPERATION METHOD THEREOF</title><source>esp@cenet</source><creator>ROBAATO JIEI RIIZU ; MAIKERU SHII BETSUKAA ; JIYON ESU MIYUHITSUCHI ; CHIYAARUSU AARU MUUA</creator><creatorcontrib>ROBAATO JIEI RIIZU ; MAIKERU SHII BETSUKAA ; JIYON ESU MIYUHITSUCHI ; CHIYAARUSU AARU MUUA</creatorcontrib><description>PURPOSE: To provide a data processor having inference data transfer. CONSTITUTION: A data processor having inference data transfer is provided with an address circuit 40 and data circuits 42 and 44. The address circuit 40 generates a memory address corresponding to a data block and and a tag. The tag indicates the propriety of the data block. The data circuits 42 and 44 receive the data block corresponding to the memory address at a first time, and receives a signal at a second time. This signal indicates the propriety of the data block. The data circuits 42 and 44 reject the data block in response to the signal. The data processor can receive data while the propriety of the data is judged in parallel by, for example, an address comparison or error correction code constitution.</description><edition>5</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1994</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19940902&DB=EPODOC&CC=JP&NR=H06243034A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19940902&DB=EPODOC&CC=JP&NR=H06243034A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ROBAATO JIEI RIIZU</creatorcontrib><creatorcontrib>MAIKERU SHII BETSUKAA</creatorcontrib><creatorcontrib>JIYON ESU MIYUHITSUCHI</creatorcontrib><creatorcontrib>CHIYAARUSU AARU MUUA</creatorcontrib><title>DATA PROCESSOR WITH INFERENTIAL DATA TRANSFER AND OPERATION METHOD THEREOF</title><description>PURPOSE: To provide a data processor having inference data transfer. CONSTITUTION: A data processor having inference data transfer is provided with an address circuit 40 and data circuits 42 and 44. The address circuit 40 generates a memory address corresponding to a data block and and a tag. The tag indicates the propriety of the data block. The data circuits 42 and 44 receive the data block corresponding to the memory address at a first time, and receives a signal at a second time. This signal indicates the propriety of the data block. The data circuits 42 and 44 reject the data block in response to the signal. The data processor can receive data while the propriety of the data is judged in parallel by, for example, an address comparison or error correction code constitution.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1994</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPBycQxxVAgI8nd2DQ72D1II9wzxUPD0c3MNcvUL8XT0UQDLhwQ5-gUDxRQc_VwU_ANcgxxDPP39FHxdQzz8XRRCPICq_d14GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakm8V4CHgZmRibGBsYmjMTFqAGh2LZc</recordid><startdate>19940902</startdate><enddate>19940902</enddate><creator>ROBAATO JIEI RIIZU</creator><creator>MAIKERU SHII BETSUKAA</creator><creator>JIYON ESU MIYUHITSUCHI</creator><creator>CHIYAARUSU AARU MUUA</creator><scope>EVB</scope></search><sort><creationdate>19940902</creationdate><title>DATA PROCESSOR WITH INFERENTIAL DATA TRANSFER AND OPERATION METHOD THEREOF</title><author>ROBAATO JIEI RIIZU ; MAIKERU SHII BETSUKAA ; JIYON ESU MIYUHITSUCHI ; CHIYAARUSU AARU MUUA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH06243034A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1994</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ROBAATO JIEI RIIZU</creatorcontrib><creatorcontrib>MAIKERU SHII BETSUKAA</creatorcontrib><creatorcontrib>JIYON ESU MIYUHITSUCHI</creatorcontrib><creatorcontrib>CHIYAARUSU AARU MUUA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ROBAATO JIEI RIIZU</au><au>MAIKERU SHII BETSUKAA</au><au>JIYON ESU MIYUHITSUCHI</au><au>CHIYAARUSU AARU MUUA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DATA PROCESSOR WITH INFERENTIAL DATA TRANSFER AND OPERATION METHOD THEREOF</title><date>1994-09-02</date><risdate>1994</risdate><abstract>PURPOSE: To provide a data processor having inference data transfer. CONSTITUTION: A data processor having inference data transfer is provided with an address circuit 40 and data circuits 42 and 44. The address circuit 40 generates a memory address corresponding to a data block and and a tag. The tag indicates the propriety of the data block. The data circuits 42 and 44 receive the data block corresponding to the memory address at a first time, and receives a signal at a second time. This signal indicates the propriety of the data block. The data circuits 42 and 44 reject the data block in response to the signal. The data processor can receive data while the propriety of the data is judged in parallel by, for example, an address comparison or error correction code constitution.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JPH06243034A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | DATA PROCESSOR WITH INFERENTIAL DATA TRANSFER AND OPERATION METHOD THEREOF |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-11T12%3A25%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ROBAATO%20JIEI%20RIIZU&rft.date=1994-09-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH06243034A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |