METHOD FOR VERIFYING LOGIC DEVICE

PURPOSE:To speed up logic verification by eliminating the need to input an invariant conditional expression for the logic verification by a user, to decreas ing a calculation quantity by the use of a mathematical inductive method, and handling a logic circuit for a multi-phase clock. CONSTITUTION:Realized specifications 100 of the logic device which is controlled with the multi-phase clock are converted into realized specifications 104 in register transfer description in recurrent function format which are controlled with a single clock (stages 1101 and 1102). The realized specifications 104 are converted into realized specifications 108 in operation description in recurrent function format (state 1301). The realized specifications 108 are converted into realized specifications in operation description in 2nd recurrent function format and it is proved that the realized specifications in operation description in 2nd recurrent function format are equal to external specifications 110 in recurrent function format.