LAYOUT DESIGNING METHOD

PURPOSE:To reduce an entire layout area by eliminating generation of deterioration of signal due to a long wiring caused by automatic layout using a standard cell and noise such as coupling. CONSTITUTION:In the automatic layout using a standard cell, feed cells F1, f2, F3, F4, and F5 are used for eliminating non-wiring. By configuring the feed cells F1, F2, F3, F4, and F5 with buffers, no long wiring over cell stages exists, which means that generation of feedthrough current due to signal deterioration and noise such as coupling can be eliminated. Also, by reducing the wiring load, a gate width W of a transistor constituting standard cells S1, S2, S3, S4, and S5 can be reduced, thus miniaturizing the entire chip.