METHOD FOR BIT PHASE SYNCHRONIZATION AND FRAME PHASE SYNCHRONIZATION

METHOD FOR BIT PHASE SYNCHRONIZATION AND FRAME PHASE SYNCHRONIZATION

PURPOSE:To implement bit phase synchronization and frame phase synchronization while invalid data or a data delay in the frame phase synchronization is suppressed with simple configuration. CONSTITUTION:A byte just before a pointer in a reception frame (offset address #29) is detected by a #29 addre...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ICHIMORI MINEKI, TAJIMA SEIJIRO, FUKAMI KENNOSUKE
Format: Patent
Sprache:eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
MULTIPLEX COMMUNICATION
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ICHIMORI MINEKI
TAJIMA SEIJIRO
FUKAMI KENNOSUKE
description PURPOSE:To implement bit phase synchronization and frame phase synchronization while invalid data or a data delay in the frame phase synchronization is suppressed with simple configuration. CONSTITUTION:A byte just before a pointer in a reception frame (offset address #29) is detected by a #29 address monitor section 4' and a reception pointer is loaded to a down-counter 8 when the byte is outputted from a bit synchronization buffer 1. The loading of the reception pointer to the down-counter 8 is delayed and the result of the delay is fetched for a time from the reception point of time of the xsi29 data (point of time when being written in the bit synchronization buffer 1) till the xsi29 data are outputted from a frame phase synchronization buffer 5. Furthermore, in the case of converting a transmission line phase fluctuation into a stuff, an active stuff byte is generated in the buffer and a position signal of a specific byte in which an absolute time location is fluctuated is used for a load timing to the down-counter 8 and the reception pointer is used for load data.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0583239A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0583239A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0583239A3</originalsourceid><addsrcrecordid>eNrjZHDxdQ3x8HdRcPMPUnDyDFEI8HAMdlUIjvRz9gjy9_OMcgzx9PdTcPQDqghy9HXFLs_DwJqWmFOcyguluRkU3FxDnD10Uwvy41OLCxKTU_NSS-K9AjwMTC2MjYwtHY2JUAIAGoMr0g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR BIT PHASE SYNCHRONIZATION AND FRAME PHASE SYNCHRONIZATION</title><source>esp@cenet</source><creator>ICHIMORI MINEKI ; TAJIMA SEIJIRO ; FUKAMI KENNOSUKE</creator><creatorcontrib>ICHIMORI MINEKI ; TAJIMA SEIJIRO ; FUKAMI KENNOSUKE</creatorcontrib><description>PURPOSE:To implement bit phase synchronization and frame phase synchronization while invalid data or a data delay in the frame phase synchronization is suppressed with simple configuration. CONSTITUTION:A byte just before a pointer in a reception frame (offset address #29) is detected by a #29 address monitor section 4' and a reception pointer is loaded to a down-counter 8 when the byte is outputted from a bit synchronization buffer 1. The loading of the reception pointer to the down-counter 8 is delayed and the result of the delay is fetched for a time from the reception point of time of the xsi29 data (point of time when being written in the bit synchronization buffer 1) till the xsi29 data are outputted from a frame phase synchronization buffer 5. Furthermore, in the case of converting a transmission line phase fluctuation into a stuff, an active stuff byte is generated in the buffer and a position signal of a specific byte in which an absolute time location is fluctuated is used for a load timing to the down-counter 8 and the reception pointer is used for load data.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; MULTIPLEX COMMUNICATION ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>1993</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19930402&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0583239A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19930402&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0583239A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ICHIMORI MINEKI</creatorcontrib><creatorcontrib>TAJIMA SEIJIRO</creatorcontrib><creatorcontrib>FUKAMI KENNOSUKE</creatorcontrib><title>METHOD FOR BIT PHASE SYNCHRONIZATION AND FRAME PHASE SYNCHRONIZATION</title><description>PURPOSE:To implement bit phase synchronization and frame phase synchronization while invalid data or a data delay in the frame phase synchronization is suppressed with simple configuration. CONSTITUTION:A byte just before a pointer in a reception frame (offset address #29) is detected by a #29 address monitor section 4' and a reception pointer is loaded to a down-counter 8 when the byte is outputted from a bit synchronization buffer 1. The loading of the reception pointer to the down-counter 8 is delayed and the result of the delay is fetched for a time from the reception point of time of the xsi29 data (point of time when being written in the bit synchronization buffer 1) till the xsi29 data are outputted from a frame phase synchronization buffer 5. Furthermore, in the case of converting a transmission line phase fluctuation into a stuff, an active stuff byte is generated in the buffer and a position signal of a specific byte in which an absolute time location is fluctuated is used for a load timing to the down-counter 8 and the reception pointer is used for load data.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>MULTIPLEX COMMUNICATION</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1993</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDxdQ3x8HdRcPMPUnDyDFEI8HAMdlUIjvRz9gjy9_OMcgzx9PdTcPQDqghy9HXFLs_DwJqWmFOcyguluRkU3FxDnD10Uwvy41OLCxKTU_NSS-K9AjwMTC2MjYwtHY2JUAIAGoMr0g</recordid><startdate>19930402</startdate><enddate>19930402</enddate><creator>ICHIMORI MINEKI</creator><creator>TAJIMA SEIJIRO</creator><creator>FUKAMI KENNOSUKE</creator><scope>EVB</scope></search><sort><creationdate>19930402</creationdate><title>METHOD FOR BIT PHASE SYNCHRONIZATION AND FRAME PHASE SYNCHRONIZATION</title><author>ICHIMORI MINEKI ; TAJIMA SEIJIRO ; FUKAMI KENNOSUKE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0583239A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1993</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>MULTIPLEX COMMUNICATION</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>ICHIMORI MINEKI</creatorcontrib><creatorcontrib>TAJIMA SEIJIRO</creatorcontrib><creatorcontrib>FUKAMI KENNOSUKE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ICHIMORI MINEKI</au><au>TAJIMA SEIJIRO</au><au>FUKAMI KENNOSUKE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR BIT PHASE SYNCHRONIZATION AND FRAME PHASE SYNCHRONIZATION</title><date>1993-04-02</date><risdate>1993</risdate><abstract>PURPOSE:To implement bit phase synchronization and frame phase synchronization while invalid data or a data delay in the frame phase synchronization is suppressed with simple configuration. CONSTITUTION:A byte just before a pointer in a reception frame (offset address #29) is detected by a #29 address monitor section 4' and a reception pointer is loaded to a down-counter 8 when the byte is outputted from a bit synchronization buffer 1. The loading of the reception pointer to the down-counter 8 is delayed and the result of the delay is fetched for a time from the reception point of time of the xsi29 data (point of time when being written in the bit synchronization buffer 1) till the xsi29 data are outputted from a frame phase synchronization buffer 5. Furthermore, in the case of converting a transmission line phase fluctuation into a stuff, an active stuff byte is generated in the buffer and a position signal of a specific byte in which an absolute time location is fluctuated is used for a load timing to the down-counter 8 and the reception pointer is used for load data.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH0583239A
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
MULTIPLEX COMMUNICATION
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title METHOD FOR BIT PHASE SYNCHRONIZATION AND FRAME PHASE SYNCHRONIZATION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T19%3A25%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ICHIMORI%20MINEKI&rft.date=1993-04-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0583239A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true