TRANSISTOR AND MANUFACTURE THEREOF

TRANSISTOR AND MANUFACTURE THEREOF

PURPOSE:To restrain electrons from being recombined together at a collector- base interface so as to enhance a transistor in operation characteristics. CONSTITUTION:A collector region is composed of two layers, an upper layer 9 and a lower layer 2. The lower layer 2 is formed through a VPE method, a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KATAMI KAZUHIKO, ISHIKAWA YAMATO, NONAKA KENICHI
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KATAMI KAZUHIKO
ISHIKAWA YAMATO
NONAKA KENICHI
description PURPOSE:To restrain electrons from being recombined together at a collector- base interface so as to enhance a transistor in operation characteristics. CONSTITUTION:A collector region is composed of two layers, an upper layer 9 and a lower layer 2. The lower layer 2 is formed through a VPE method, and the upper layer 9, a base region 3, and emitter regions 4 and 5 are formed by MOCVD method or an MBE method. By this setup an excellent base.collector interface is formed, electrons are prevented from being recombined together, and as a result a hetero-junction bipolar transistor can be improved in operation characteristics.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0574796A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0574796A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0574796A3</originalsourceid><addsrcrecordid>eNrjZFAKCXL0C_YMDvEPUnD0c1HwdfQLdXN0DgkNclUI8XANcvV342FgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BHgam5ibmlmaOxkQoAQATLiKJ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TRANSISTOR AND MANUFACTURE THEREOF</title><source>esp@cenet</source><creator>KATAMI KAZUHIKO ; ISHIKAWA YAMATO ; NONAKA KENICHI</creator><creatorcontrib>KATAMI KAZUHIKO ; ISHIKAWA YAMATO ; NONAKA KENICHI</creatorcontrib><description>PURPOSE:To restrain electrons from being recombined together at a collector- base interface so as to enhance a transistor in operation characteristics. CONSTITUTION:A collector region is composed of two layers, an upper layer 9 and a lower layer 2. The lower layer 2 is formed through a VPE method, and the upper layer 9, a base region 3, and emitter regions 4 and 5 are formed by MOCVD method or an MBE method. By this setup an excellent base.collector interface is formed, electrons are prevented from being recombined together, and as a result a hetero-junction bipolar transistor can be improved in operation characteristics.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1993</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19930326&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0574796A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19930326&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0574796A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KATAMI KAZUHIKO</creatorcontrib><creatorcontrib>ISHIKAWA YAMATO</creatorcontrib><creatorcontrib>NONAKA KENICHI</creatorcontrib><title>TRANSISTOR AND MANUFACTURE THEREOF</title><description>PURPOSE:To restrain electrons from being recombined together at a collector- base interface so as to enhance a transistor in operation characteristics. CONSTITUTION:A collector region is composed of two layers, an upper layer 9 and a lower layer 2. The lower layer 2 is formed through a VPE method, and the upper layer 9, a base region 3, and emitter regions 4 and 5 are formed by MOCVD method or an MBE method. By this setup an excellent base.collector interface is formed, electrons are prevented from being recombined together, and as a result a hetero-junction bipolar transistor can be improved in operation characteristics.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1993</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAKCXL0C_YMDvEPUnD0c1HwdfQLdXN0DgkNclUI8XANcvV342FgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BHgam5ibmlmaOxkQoAQATLiKJ</recordid><startdate>19930326</startdate><enddate>19930326</enddate><creator>KATAMI KAZUHIKO</creator><creator>ISHIKAWA YAMATO</creator><creator>NONAKA KENICHI</creator><scope>EVB</scope></search><sort><creationdate>19930326</creationdate><title>TRANSISTOR AND MANUFACTURE THEREOF</title><author>KATAMI KAZUHIKO ; ISHIKAWA YAMATO ; NONAKA KENICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0574796A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1993</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KATAMI KAZUHIKO</creatorcontrib><creatorcontrib>ISHIKAWA YAMATO</creatorcontrib><creatorcontrib>NONAKA KENICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KATAMI KAZUHIKO</au><au>ISHIKAWA YAMATO</au><au>NONAKA KENICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TRANSISTOR AND MANUFACTURE THEREOF</title><date>1993-03-26</date><risdate>1993</risdate><abstract>PURPOSE:To restrain electrons from being recombined together at a collector- base interface so as to enhance a transistor in operation characteristics. CONSTITUTION:A collector region is composed of two layers, an upper layer 9 and a lower layer 2. The lower layer 2 is formed through a VPE method, and the upper layer 9, a base region 3, and emitter regions 4 and 5 are formed by MOCVD method or an MBE method. By this setup an excellent base.collector interface is formed, electrons are prevented from being recombined together, and as a result a hetero-junction bipolar transistor can be improved in operation characteristics.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH0574796A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title TRANSISTOR AND MANUFACTURE THEREOF
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T13%3A00%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KATAMI%20KAZUHIKO&rft.date=1993-03-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0574796A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true