MASTER SLICE TYPE SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

PURPOSE:To improve degree of freedom of transistor arrangement, cell internal wiring, etc., in an input/output basic cell by permitting a logical cell to be connected by metal wiring arranged on a first, second, third and more layers and arranging logical circuit power source wiring composed of the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: OGUCHI YASUHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!