JPH05334115

PURPOSE:To provide a fault simulation device capable of efficiently executing fault simulation within a short time without generating overflow even if a certain processor concentrically generates fault-relating information when plural processing processors execute the fault simulation. CONSTITUTION:...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: SHIRATORI YUKO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To provide a fault simulation device capable of efficiently executing fault simulation within a short time without generating overflow even if a certain processor concentrically generates fault-relating information when plural processing processors execute the fault simulation. CONSTITUTION:The fault simulation device is equipped with a control processor 3 for controlling the whole fault simulation, plural processing processors 2-1 to 2-n for executing fault simulation in accordance with the control of the processor 3, a network 4 for transferring data between the processor 3 and each of the processors 2-1 to 2-n, a shared memory 1 for storing failure- relational information from respective processors 2-1 to 2-n, and a shared memory network 5 for transferring data among respective processors 2-1 to 2-n and the memory 1.