SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF

PURPOSE:To provide a semiconductor device having an excellent connection reliability and being capable of a highly densified three dimensional lamination, for which it is easy to form many numbers of through holes in a high precision, and avoid the generation of thermal distortion in the wafer, and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MIZUISHI KENICHI, FUJITA YUJI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MIZUISHI KENICHI
FUJITA YUJI
description PURPOSE:To provide a semiconductor device having an excellent connection reliability and being capable of a highly densified three dimensional lamination, for which it is easy to form many numbers of through holes in a high precision, and avoid the generation of thermal distortion in the wafer, and also provide a method for manufacturing such a semiconductor device. CONSTITUTION:Conductive pins 6 are inserted into through holes 5 orthogonal to the main surface of a semiconductor substrate. On its upper surface, a circuit element 2 and wiring conductor 3 are formed. One end of each conductive pin 3 and the wiring conductor 3 are electrically connected. The conductive pins 6 inserted into the through holes 5 are fixed by an adhesive agent or by a low-melting point metal. In this way, it is easy to form the dimension and electric conductance of all the through holes evenly and in a high precision. Also, the connection between the conductive pins 6 and the wiring conductor 3 can be attained by filling a low-melting point metal in the through holes 5. Therefore, the wafer processing temperature can be significantly reduced as compared to the conventional one, thus making it possible to avoid the generation of the thermal distortion in the wafer.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH05183019A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH05183019A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH05183019A3</originalsourceid><addsrcrecordid>eNrjZNAJdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HX0C3VzdA4JDXJVCPFwDXL1d-NhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GpoYWxgaGlo7GxKgBAKeIJXU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF</title><source>esp@cenet</source><creator>MIZUISHI KENICHI ; FUJITA YUJI</creator><creatorcontrib>MIZUISHI KENICHI ; FUJITA YUJI</creatorcontrib><description>PURPOSE:To provide a semiconductor device having an excellent connection reliability and being capable of a highly densified three dimensional lamination, for which it is easy to form many numbers of through holes in a high precision, and avoid the generation of thermal distortion in the wafer, and also provide a method for manufacturing such a semiconductor device. CONSTITUTION:Conductive pins 6 are inserted into through holes 5 orthogonal to the main surface of a semiconductor substrate. On its upper surface, a circuit element 2 and wiring conductor 3 are formed. One end of each conductive pin 3 and the wiring conductor 3 are electrically connected. The conductive pins 6 inserted into the through holes 5 are fixed by an adhesive agent or by a low-melting point metal. In this way, it is easy to form the dimension and electric conductance of all the through holes evenly and in a high precision. Also, the connection between the conductive pins 6 and the wiring conductor 3 can be attained by filling a low-melting point metal in the through holes 5. Therefore, the wafer processing temperature can be significantly reduced as compared to the conventional one, thus making it possible to avoid the generation of the thermal distortion in the wafer.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1993</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19930723&amp;DB=EPODOC&amp;CC=JP&amp;NR=H05183019A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19930723&amp;DB=EPODOC&amp;CC=JP&amp;NR=H05183019A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MIZUISHI KENICHI</creatorcontrib><creatorcontrib>FUJITA YUJI</creatorcontrib><title>SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF</title><description>PURPOSE:To provide a semiconductor device having an excellent connection reliability and being capable of a highly densified three dimensional lamination, for which it is easy to form many numbers of through holes in a high precision, and avoid the generation of thermal distortion in the wafer, and also provide a method for manufacturing such a semiconductor device. CONSTITUTION:Conductive pins 6 are inserted into through holes 5 orthogonal to the main surface of a semiconductor substrate. On its upper surface, a circuit element 2 and wiring conductor 3 are formed. One end of each conductive pin 3 and the wiring conductor 3 are electrically connected. The conductive pins 6 inserted into the through holes 5 are fixed by an adhesive agent or by a low-melting point metal. In this way, it is easy to form the dimension and electric conductance of all the through holes evenly and in a high precision. Also, the connection between the conductive pins 6 and the wiring conductor 3 can be attained by filling a low-melting point metal in the through holes 5. Therefore, the wafer processing temperature can be significantly reduced as compared to the conventional one, thus making it possible to avoid the generation of the thermal distortion in the wafer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1993</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAJdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HX0C3VzdA4JDXJVCPFwDXL1d-NhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GpoYWxgaGlo7GxKgBAKeIJXU</recordid><startdate>19930723</startdate><enddate>19930723</enddate><creator>MIZUISHI KENICHI</creator><creator>FUJITA YUJI</creator><scope>EVB</scope></search><sort><creationdate>19930723</creationdate><title>SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF</title><author>MIZUISHI KENICHI ; FUJITA YUJI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH05183019A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1993</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MIZUISHI KENICHI</creatorcontrib><creatorcontrib>FUJITA YUJI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MIZUISHI KENICHI</au><au>FUJITA YUJI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF</title><date>1993-07-23</date><risdate>1993</risdate><abstract>PURPOSE:To provide a semiconductor device having an excellent connection reliability and being capable of a highly densified three dimensional lamination, for which it is easy to form many numbers of through holes in a high precision, and avoid the generation of thermal distortion in the wafer, and also provide a method for manufacturing such a semiconductor device. CONSTITUTION:Conductive pins 6 are inserted into through holes 5 orthogonal to the main surface of a semiconductor substrate. On its upper surface, a circuit element 2 and wiring conductor 3 are formed. One end of each conductive pin 3 and the wiring conductor 3 are electrically connected. The conductive pins 6 inserted into the through holes 5 are fixed by an adhesive agent or by a low-melting point metal. In this way, it is easy to form the dimension and electric conductance of all the through holes evenly and in a high precision. Also, the connection between the conductive pins 6 and the wiring conductor 3 can be attained by filling a low-melting point metal in the through holes 5. Therefore, the wafer processing temperature can be significantly reduced as compared to the conventional one, thus making it possible to avoid the generation of the thermal distortion in the wafer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH05183019A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T20%3A46%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MIZUISHI%20KENICHI&rft.date=1993-07-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH05183019A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true