ADDRESS CONVERTING BUFFER CIRCUIT
PURPOSE:To improve the hit rate of an address converting buffer. CONSTITUTION:Two TLBs (address buffer) are distinctively used so that one TLB 4 is for instructions and the other TLB 5 is for operands. This distinctive use is controlled by a control circuit 8 whose virtual address 101 indicated with...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PURPOSE:To improve the hit rate of an address converting buffer. CONSTITUTION:Two TLBs (address buffer) are distinctively used so that one TLB 4 is for instructions and the other TLB 5 is for operands. This distinctive use is controlled by a control circuit 8 whose virtual address 101 indicated with the request code 102 in a request code register 2 is the address of an instruction or operand. The doubled TLBs are used distinctively between the instruction and operand, so the hit rates of the TLBs are increased. |
---|