LAYOUT DESIGN METHOD FOR INTEGRATED CIRCUIT

PURPOSE:To shorten a developing period and processing time by performing automatic wiring again by recognizing the maximum number of wiring passing a wiring area from the result of automatic arrangement and the automatic wiring. CONSTITUTION:The automatic arrangement of plural elements are performed...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: OE RYOICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To shorten a developing period and processing time by performing automatic wiring again by recognizing the maximum number of wiring passing a wiring area from the result of automatic arrangement and the automatic wiring. CONSTITUTION:The automatic arrangement of plural elements are performed, and following that, the automatic wiring are performed (12) in wiring areas among the plural elements. Difference between the number of wiring that can pass the areas and the actual maximum number of wiring is calculated from a wiring result obtained by the automatic wiring 12, and after an arranging position is changed and adjusted corresponding to an error, the automatic wiring is performed again (13). In such a case, the arranging position is changed and adjusted by the number of difference and the actual maximum number of wiring is conformed to the number of wiring that can pass the area in third step 13, then, the automatic wiring is performed again in second step 12.