JPH0472269B

PURPOSE:To improve the speed of logical simulation by dividing a logical circuit into logical function units and registering an input and an output value in a memory, and usng said registered values and omit arithmetic process when the same logical value input is necessary. CONSTITUTION:Logical functions are stored in a function logical file (FLF)5 as proper units while described by employing a loop system, truth table, etc. A gate logical file (GLF)6 is generated automatically through a conversion program by inputting the FLF5. Information and simulation data 2 described in the FLF5 and GLF6 are inputted to perform simulation, whose result 3 is outputted. Inputs and outputs are registered in the FLF5 as to each divided function unit of the logical circuit, and arithmetic is omitted for the same input to use the corresponding registered output. Thus, the speed of the simulation is increased.