MASTER SLICE TYPE SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
PURPOSE:To change the resistance value by a wiring process alone by fixing the source region of an Nch transistor to the potential of vss, and connecting the drain regions of one or more Nch transistors with said input terminal electrically. CONSTITUTION:The signal inputted from outside a chip is in...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PURPOSE:To change the resistance value by a wiring process alone by fixing the source region of an Nch transistor to the potential of vss, and connecting the drain regions of one or more Nch transistors with said input terminal electrically. CONSTITUTION:The signal inputted from outside a chip is inputted from an input terminal 104 to the gate electrode of a Pch transistor 102 and the gate electrode of an Nch transistor 103, and is connected to the following stage from a terminal 105. For the Nch transistor for pull-up, in the condition that the source diffusion area is fixed to low potential vss and that the gate electrode is connected to high potential vdd, the drain diffusion area is connected electrically to the input terminal. Accordingly, the resistance value of the transistor for pull-down is constant. Thereupon, in the logical circuit based on the potential vdd, in the case that there is no input signal, the resistance value, which makes potential vss into potential vdd, can be changed by a wiring process alone according to the quantity of the current of the input signal of the circuit, while maintaining the potential of the input terminal at vss. |
---|