JPH0435912B

PURPOSE:To make an element area remarkably smaller than conventional elements in the same design reference by forming a MIS transistor for control on the upper side of one post and a storage capacitance on the lower side. CONSTITUTION:An N-type impurity-doped layer 103 is shaped to the surface of th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: MORIMOTO MITSUTAKA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To make an element area remarkably smaller than conventional elements in the same design reference by forming a MIS transistor for control on the upper side of one post and a storage capacitance on the lower side. CONSTITUTION:An N-type impurity-doped layer 103 is shaped to the surface of the lower one part of a columnar-structure side wall, and a junction capacitance is formed between a P-type silicon substrate 101 and a P-type silicon 102 shaped to a form that it is connected electrically to the substrate 101. A MIS capacitance is formed between an insulating film 104 coating at least one part of the surface of said impurity-doped layer 103 and P-type silicon 105. Source-drain electrodes for a MIS transistor for control are constituted by an N-type impurity-doped layer 106 shaped to the top section of columnar structure and 103. Accordingly, even when the cross section of a columnar structure section is reduced, storage capacitance in sufficient magnitude can be acquired by taking size at a larger value in the depth direction of the substrate, the height direction.