CACHE COINCIDENCE PROCESSING SYSTEM

PURPOSE:To efficiently perform the cache match processing by reducing the frequency in cache match processing of overlapping request addresses to only one. CONSTITUTION:Plural request addresses of the cache match processing are held in a request address buffer 11. They are individually held in addre...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: OI EIJI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To efficiently perform the cache match processing by reducing the frequency in cache match processing of overlapping request addresses to only one. CONSTITUTION:Plural request addresses of the cache match processing are held in a request address buffer 11. They are individually held in address registers 12-1 and 12-2. Comparators 13-1 and 13-2 compare the next request address with contents of address registers 12-1 and 12-2. A selecting circuit 14 selects the next request address in the case of match in comparators 13-1 and 13-2 and sends first contents of address registers 12-1 and 12-2 to a cache coin-match processing unit 15 to store comparison contents in an idle area in the case of unmatch in comparators.