INTERRUPTION CONTROL SYSTEM

PURPOSE:To prevent the program fault due to an interruption and also to improve the program executing speed in an interruption control system of a microprocessor system, etc. CONSTITUTION:The start and end addresses of an address range of a program where an enable or disable state is desired for int...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: NAGAYAMA MARI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To prevent the program fault due to an interruption and also to improve the program executing speed in an interruption control system of a microprocessor system, etc. CONSTITUTION:The start and end addresses of an address range of a program where an enable or disable state is desired for interruption are stored in an address storage means 1, e.g. a register. Then an interruption control means 2 compares the program execution address with the addresses stored in the means 1. When the coincidence is obtained between the execution address and the start address, the interruption is set in an enable or disable state. Meanwhile the interruption is set in a disable or enable state when the coincidence is obtained between the execution address and the end address respectively.