NONVOLATILE SEMICONDUCTOR MEMORY

PURPOSE:To simultaneously read from 1/2 memory cells, to merely transfer the read data to an output buffer and to read at a high speed by forming a pair of bit lines, dividing the bit line pair into two, and providing a sense amplifier at the center. CONSTITUTION:If a memory transistor 2M1 is read,...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: HAYASHIGOE MASANORI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HAYASHIGOE MASANORI
description PURPOSE:To simultaneously read from 1/2 memory cells, to merely transfer the read data to an output buffer and to read at a high speed by forming a pair of bit lines, dividing the bit line pair into two, and providing a sense amplifier at the center. CONSTITUTION:If a memory transistor 2M1 is read, a source line selecting signal SL becomes 'H', and the sources of memory transistors 2M1 to M4 are grounded. Precharge PRE and bit line selecting signals BLT11, BLT12, BLT22 become 'H', a bit line 4SL11 is precharged by a transistor 1Q14, and bit lines 4BL12, LB22 are precharged by a transistor 1Q15. The precharge capacities of the transistor 1A14, Q15 are equivalent, and the capacitance of a sense node 9SN1 becomes half of the capacitance of a sense node 9SN2. Accordingly, the sense nodes 9SN1, SN2 are precharged in an unbalance. That is, the potential of the node 9SN1 is higher than that of the node 9SH2.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH04127478A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH04127478A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH04127478A3</originalsourceid><addsrcrecordid>eNrjZFDw8_cL8_dxDPH0cVUIdvX1dPb3cwl1DvEPUvB19fUPiuRhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GJoZG5ibmFo7GxKgBACalIo4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>NONVOLATILE SEMICONDUCTOR MEMORY</title><source>esp@cenet</source><creator>HAYASHIGOE MASANORI</creator><creatorcontrib>HAYASHIGOE MASANORI</creatorcontrib><description>PURPOSE:To simultaneously read from 1/2 memory cells, to merely transfer the read data to an output buffer and to read at a high speed by forming a pair of bit lines, dividing the bit line pair into two, and providing a sense amplifier at the center. CONSTITUTION:If a memory transistor 2M1 is read, a source line selecting signal SL becomes 'H', and the sources of memory transistors 2M1 to M4 are grounded. Precharge PRE and bit line selecting signals BLT11, BLT12, BLT22 become 'H', a bit line 4SL11 is precharged by a transistor 1Q14, and bit lines 4BL12, LB22 are precharged by a transistor 1Q15. The precharge capacities of the transistor 1A14, Q15 are equivalent, and the capacitance of a sense node 9SN1 becomes half of the capacitance of a sense node 9SN2. Accordingly, the sense nodes 9SN1, SN2 are precharged in an unbalance. That is, the potential of the node 9SN1 is higher than that of the node 9SH2.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>1992</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19920428&amp;DB=EPODOC&amp;CC=JP&amp;NR=H04127478A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19920428&amp;DB=EPODOC&amp;CC=JP&amp;NR=H04127478A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HAYASHIGOE MASANORI</creatorcontrib><title>NONVOLATILE SEMICONDUCTOR MEMORY</title><description>PURPOSE:To simultaneously read from 1/2 memory cells, to merely transfer the read data to an output buffer and to read at a high speed by forming a pair of bit lines, dividing the bit line pair into two, and providing a sense amplifier at the center. CONSTITUTION:If a memory transistor 2M1 is read, a source line selecting signal SL becomes 'H', and the sources of memory transistors 2M1 to M4 are grounded. Precharge PRE and bit line selecting signals BLT11, BLT12, BLT22 become 'H', a bit line 4SL11 is precharged by a transistor 1Q14, and bit lines 4BL12, LB22 are precharged by a transistor 1Q15. The precharge capacities of the transistor 1A14, Q15 are equivalent, and the capacitance of a sense node 9SN1 becomes half of the capacitance of a sense node 9SN2. Accordingly, the sense nodes 9SN1, SN2 are precharged in an unbalance. That is, the potential of the node 9SN1 is higher than that of the node 9SH2.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1992</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDw8_cL8_dxDPH0cVUIdvX1dPb3cwl1DvEPUvB19fUPiuRhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GJoZG5ibmFo7GxKgBACalIo4</recordid><startdate>19920428</startdate><enddate>19920428</enddate><creator>HAYASHIGOE MASANORI</creator><scope>EVB</scope></search><sort><creationdate>19920428</creationdate><title>NONVOLATILE SEMICONDUCTOR MEMORY</title><author>HAYASHIGOE MASANORI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH04127478A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1992</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>HAYASHIGOE MASANORI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HAYASHIGOE MASANORI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>NONVOLATILE SEMICONDUCTOR MEMORY</title><date>1992-04-28</date><risdate>1992</risdate><abstract>PURPOSE:To simultaneously read from 1/2 memory cells, to merely transfer the read data to an output buffer and to read at a high speed by forming a pair of bit lines, dividing the bit line pair into two, and providing a sense amplifier at the center. CONSTITUTION:If a memory transistor 2M1 is read, a source line selecting signal SL becomes 'H', and the sources of memory transistors 2M1 to M4 are grounded. Precharge PRE and bit line selecting signals BLT11, BLT12, BLT22 become 'H', a bit line 4SL11 is precharged by a transistor 1Q14, and bit lines 4BL12, LB22 are precharged by a transistor 1Q15. The precharge capacities of the transistor 1A14, Q15 are equivalent, and the capacitance of a sense node 9SN1 becomes half of the capacitance of a sense node 9SN2. Accordingly, the sense nodes 9SN1, SN2 are precharged in an unbalance. That is, the potential of the node 9SN1 is higher than that of the node 9SH2.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH04127478A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
title NONVOLATILE SEMICONDUCTOR MEMORY
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T12%3A27%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HAYASHIGOE%20MASANORI&rft.date=1992-04-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH04127478A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true