BUS CONTROL CIRCUIT FOR DMA TRANSFER

BUS CONTROL CIRCUIT FOR DMA TRANSFER

PURPOSE:To effectively use a CPU also during the period of DMA transfer to execute the processing of a task generated during the DMA transfer by disconnecting the CPU from DMA transfer requiring much time for transfer between an external bus and a buffer memory during the DMA transfer. CONSTITUTION:...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: SHIINA KATSUMI
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SHIINA KATSUMI
description PURPOSE:To effectively use a CPU also during the period of DMA transfer to execute the processing of a task generated during the DMA transfer by disconnecting the CPU from DMA transfer requiring much time for transfer between an external bus and a buffer memory during the DMA transfer. CONSTITUTION:In a bus control circuit for DMA transfer, buffers 15a to 15c for disconnecting the CPU 1 from buses 11, 12 and a control line 13 at the time of DMA transfer between the external bus 5 and the buffer memory 14 and connecting the CPU 1 to the buses 11, 12 and the control line 13 after the DMA transfer is connected between the buffer memory 14 and a CPU memory 2. Consequently, the CPU 1 is driven at the time of the DMA transfer, the generated task is processed and rapid data transfer is attained.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH03262063A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH03262063A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH03262063A3</originalsourceid><addsrcrecordid>eNrjZFBxCg1WcPb3Cwny91Fw9gxyDvUMUXDzD1Jw8XVUCAly9At2cw3iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgEeBsZGZkYGZsaOxsSoAQB5fCMV</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>BUS CONTROL CIRCUIT FOR DMA TRANSFER</title><source>esp@cenet</source><creator>SHIINA KATSUMI</creator><creatorcontrib>SHIINA KATSUMI</creatorcontrib><description>PURPOSE:To effectively use a CPU also during the period of DMA transfer to execute the processing of a task generated during the DMA transfer by disconnecting the CPU from DMA transfer requiring much time for transfer between an external bus and a buffer memory during the DMA transfer. CONSTITUTION:In a bus control circuit for DMA transfer, buffers 15a to 15c for disconnecting the CPU 1 from buses 11, 12 and a control line 13 at the time of DMA transfer between the external bus 5 and the buffer memory 14 and connecting the CPU 1 to the buses 11, 12 and the control line 13 after the DMA transfer is connected between the buffer memory 14 and a CPU memory 2. Consequently, the CPU 1 is driven at the time of the DMA transfer, the generated task is processed and rapid data transfer is attained.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1991</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19911121&amp;DB=EPODOC&amp;CC=JP&amp;NR=H03262063A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19911121&amp;DB=EPODOC&amp;CC=JP&amp;NR=H03262063A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIINA KATSUMI</creatorcontrib><title>BUS CONTROL CIRCUIT FOR DMA TRANSFER</title><description>PURPOSE:To effectively use a CPU also during the period of DMA transfer to execute the processing of a task generated during the DMA transfer by disconnecting the CPU from DMA transfer requiring much time for transfer between an external bus and a buffer memory during the DMA transfer. CONSTITUTION:In a bus control circuit for DMA transfer, buffers 15a to 15c for disconnecting the CPU 1 from buses 11, 12 and a control line 13 at the time of DMA transfer between the external bus 5 and the buffer memory 14 and connecting the CPU 1 to the buses 11, 12 and the control line 13 after the DMA transfer is connected between the buffer memory 14 and a CPU memory 2. Consequently, the CPU 1 is driven at the time of the DMA transfer, the generated task is processed and rapid data transfer is attained.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1991</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFBxCg1WcPb3Cwny91Fw9gxyDvUMUXDzD1Jw8XVUCAly9At2cw3iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgEeBsZGZkYGZsaOxsSoAQB5fCMV</recordid><startdate>19911121</startdate><enddate>19911121</enddate><creator>SHIINA KATSUMI</creator><scope>EVB</scope></search><sort><creationdate>19911121</creationdate><title>BUS CONTROL CIRCUIT FOR DMA TRANSFER</title><author>SHIINA KATSUMI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH03262063A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1991</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIINA KATSUMI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIINA KATSUMI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>BUS CONTROL CIRCUIT FOR DMA TRANSFER</title><date>1991-11-21</date><risdate>1991</risdate><abstract>PURPOSE:To effectively use a CPU also during the period of DMA transfer to execute the processing of a task generated during the DMA transfer by disconnecting the CPU from DMA transfer requiring much time for transfer between an external bus and a buffer memory during the DMA transfer. CONSTITUTION:In a bus control circuit for DMA transfer, buffers 15a to 15c for disconnecting the CPU 1 from buses 11, 12 and a control line 13 at the time of DMA transfer between the external bus 5 and the buffer memory 14 and connecting the CPU 1 to the buses 11, 12 and the control line 13 after the DMA transfer is connected between the buffer memory 14 and a CPU memory 2. Consequently, the CPU 1 is driven at the time of the DMA transfer, the generated task is processed and rapid data transfer is attained.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH03262063A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title BUS CONTROL CIRCUIT FOR DMA TRANSFER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T07%3A52%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIINA%20KATSUMI&rft.date=1991-11-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH03262063A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true