STORAGE DEVICE

PURPOSE:To effectively utilize the storage area of a storage means by executing an access in a normal mode or executing an access in a page mode whose speed in higher than it in accordance with whether address data is in the vicinity of a point in which the upper bit is varied or not. CONSTITUTION:T...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FUJIKI SUGURU, KAJIWARA TADAYUKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FUJIKI SUGURU
KAJIWARA TADAYUKI
description PURPOSE:To effectively utilize the storage area of a storage means by executing an access in a normal mode or executing an access in a page mode whose speed in higher than it in accordance with whether address data is in the vicinity of a point in which the upper bit is varied or not. CONSTITUTION:The device is provided with a normal mode access timing means 12 which can access a storage means 13, and a page mode access timing means 11 which can access the storage means 13 at a higher speed than that of the normal mode access timing means 12. In such a state, in the case address data from an address generating means 8 is an address being in the vicinity of a point in which the upper bit is varied, the address is delivered to the normal mode access timing means 12, and in other case, the address is delivered to the page mode access timing means 11. In such a way, in the case the storage means 13 is used as a bit map memory, even in the case of an area containing the point in which the upper bit of the address is varied, an unusable area is not generated in a dynamic memory and the memory can be utilized effectively.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH03255551A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH03255551A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH03255551A3</originalsourceid><addsrcrecordid>eNrjZOALDvEPcnR3VXBxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GxkamQGDoaEyMGgDH9x0Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>STORAGE DEVICE</title><source>esp@cenet</source><creator>FUJIKI SUGURU ; KAJIWARA TADAYUKI</creator><creatorcontrib>FUJIKI SUGURU ; KAJIWARA TADAYUKI</creatorcontrib><description>PURPOSE:To effectively utilize the storage area of a storage means by executing an access in a normal mode or executing an access in a page mode whose speed in higher than it in accordance with whether address data is in the vicinity of a point in which the upper bit is varied or not. CONSTITUTION:The device is provided with a normal mode access timing means 12 which can access a storage means 13, and a page mode access timing means 11 which can access the storage means 13 at a higher speed than that of the normal mode access timing means 12. In such a state, in the case address data from an address generating means 8 is an address being in the vicinity of a point in which the upper bit is varied, the address is delivered to the normal mode access timing means 12, and in other case, the address is delivered to the page mode access timing means 11. In such a way, in the case the storage means 13 is used as a bit map memory, even in the case of an area containing the point in which the upper bit of the address is varied, an unusable area is not generated in a dynamic memory and the memory can be utilized effectively.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS</subject><creationdate>1991</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19911114&amp;DB=EPODOC&amp;CC=JP&amp;NR=H03255551A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19911114&amp;DB=EPODOC&amp;CC=JP&amp;NR=H03255551A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FUJIKI SUGURU</creatorcontrib><creatorcontrib>KAJIWARA TADAYUKI</creatorcontrib><title>STORAGE DEVICE</title><description>PURPOSE:To effectively utilize the storage area of a storage means by executing an access in a normal mode or executing an access in a page mode whose speed in higher than it in accordance with whether address data is in the vicinity of a point in which the upper bit is varied or not. CONSTITUTION:The device is provided with a normal mode access timing means 12 which can access a storage means 13, and a page mode access timing means 11 which can access the storage means 13 at a higher speed than that of the normal mode access timing means 12. In such a state, in the case address data from an address generating means 8 is an address being in the vicinity of a point in which the upper bit is varied, the address is delivered to the normal mode access timing means 12, and in other case, the address is delivered to the page mode access timing means 11. In such a way, in the case the storage means 13 is used as a bit map memory, even in the case of an area containing the point in which the upper bit of the address is varied, an unusable area is not generated in a dynamic memory and the memory can be utilized effectively.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1991</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOALDvEPcnR3VXBxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GxkamQGDoaEyMGgDH9x0Q</recordid><startdate>19911114</startdate><enddate>19911114</enddate><creator>FUJIKI SUGURU</creator><creator>KAJIWARA TADAYUKI</creator><scope>EVB</scope></search><sort><creationdate>19911114</creationdate><title>STORAGE DEVICE</title><author>FUJIKI SUGURU ; KAJIWARA TADAYUKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH03255551A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1991</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>FUJIKI SUGURU</creatorcontrib><creatorcontrib>KAJIWARA TADAYUKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FUJIKI SUGURU</au><au>KAJIWARA TADAYUKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>STORAGE DEVICE</title><date>1991-11-14</date><risdate>1991</risdate><abstract>PURPOSE:To effectively utilize the storage area of a storage means by executing an access in a normal mode or executing an access in a page mode whose speed in higher than it in accordance with whether address data is in the vicinity of a point in which the upper bit is varied or not. CONSTITUTION:The device is provided with a normal mode access timing means 12 which can access a storage means 13, and a page mode access timing means 11 which can access the storage means 13 at a higher speed than that of the normal mode access timing means 12. In such a state, in the case address data from an address generating means 8 is an address being in the vicinity of a point in which the upper bit is varied, the address is delivered to the normal mode access timing means 12, and in other case, the address is delivered to the page mode access timing means 11. In such a way, in the case the storage means 13 is used as a bit map memory, even in the case of an area containing the point in which the upper bit of the address is varied, an unusable area is not generated in a dynamic memory and the memory can be utilized effectively.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH03255551A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
PHYSICS
title STORAGE DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T19%3A28%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FUJIKI%20SUGURU&rft.date=1991-11-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH03255551A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true