MULTIPLICATION DEVICE

PURPOSE:To realize high-speed multiplication through less hardware quantity by executing the accumulation of a partial product by the number system of redundant binary system representation in which carry is not propagated at the time of addition, and executing plural number of times of the accumula...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MIYAZAKI HIROYUKI, KIYOHARA TOKUZO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MIYAZAKI HIROYUKI
KIYOHARA TOKUZO
description PURPOSE:To realize high-speed multiplication through less hardware quantity by executing the accumulation of a partial product by the number system of redundant binary system representation in which carry is not propagated at the time of addition, and executing plural number of times of the accumulation of the partial product during one machine cycle. CONSTITUTION:Since a multiplier register 3 is right-shifted by one bit whenever the accumulation of the partial product is executed, a digit to which the partial product is to be added when the accumulation is executed next time appears in the least significant bit. A shifting number control part 5 instructs a partial product generating device 8 to output '0' when input from the multiplier register 3 is '0', and to output the output of a multiplicand register 7 when the input is '1'. Since a value which is always left-shifted by one bit is outputted from the partial product generating device 8 to the multiplicand register 7 regardless of the instruction of the shifting number control device 5, the value of the multiplicand register 7 is shifted by one digit whenever the accumulation is executed. Thus, an arithmetic unit 10 can execute arithmetic operation at high speed since the propagation of the carry is not caused for adding a redundant binary number.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0322134A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0322134A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0322134A3</originalsourceid><addsrcrecordid>eNrjZBD1DfUJ8Qzw8XR2DPH091NwcQ3zdHblYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxXgEeBsZGRobGJo7GRCgBAG1UHrg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTIPLICATION DEVICE</title><source>esp@cenet</source><creator>MIYAZAKI HIROYUKI ; KIYOHARA TOKUZO</creator><creatorcontrib>MIYAZAKI HIROYUKI ; KIYOHARA TOKUZO</creatorcontrib><description>PURPOSE:To realize high-speed multiplication through less hardware quantity by executing the accumulation of a partial product by the number system of redundant binary system representation in which carry is not propagated at the time of addition, and executing plural number of times of the accumulation of the partial product during one machine cycle. CONSTITUTION:Since a multiplier register 3 is right-shifted by one bit whenever the accumulation of the partial product is executed, a digit to which the partial product is to be added when the accumulation is executed next time appears in the least significant bit. A shifting number control part 5 instructs a partial product generating device 8 to output '0' when input from the multiplier register 3 is '0', and to output the output of a multiplicand register 7 when the input is '1'. Since a value which is always left-shifted by one bit is outputted from the partial product generating device 8 to the multiplicand register 7 regardless of the instruction of the shifting number control device 5, the value of the multiplicand register 7 is shifted by one digit whenever the accumulation is executed. Thus, an arithmetic unit 10 can execute arithmetic operation at high speed since the propagation of the carry is not caused for adding a redundant binary number.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1991</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19910130&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0322134A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19910130&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0322134A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MIYAZAKI HIROYUKI</creatorcontrib><creatorcontrib>KIYOHARA TOKUZO</creatorcontrib><title>MULTIPLICATION DEVICE</title><description>PURPOSE:To realize high-speed multiplication through less hardware quantity by executing the accumulation of a partial product by the number system of redundant binary system representation in which carry is not propagated at the time of addition, and executing plural number of times of the accumulation of the partial product during one machine cycle. CONSTITUTION:Since a multiplier register 3 is right-shifted by one bit whenever the accumulation of the partial product is executed, a digit to which the partial product is to be added when the accumulation is executed next time appears in the least significant bit. A shifting number control part 5 instructs a partial product generating device 8 to output '0' when input from the multiplier register 3 is '0', and to output the output of a multiplicand register 7 when the input is '1'. Since a value which is always left-shifted by one bit is outputted from the partial product generating device 8 to the multiplicand register 7 regardless of the instruction of the shifting number control device 5, the value of the multiplicand register 7 is shifted by one digit whenever the accumulation is executed. Thus, an arithmetic unit 10 can execute arithmetic operation at high speed since the propagation of the carry is not caused for adding a redundant binary number.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1991</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBD1DfUJ8Qzw8XR2DPH091NwcQ3zdHblYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxXgEeBsZGRobGJo7GRCgBAG1UHrg</recordid><startdate>19910130</startdate><enddate>19910130</enddate><creator>MIYAZAKI HIROYUKI</creator><creator>KIYOHARA TOKUZO</creator><scope>EVB</scope></search><sort><creationdate>19910130</creationdate><title>MULTIPLICATION DEVICE</title><author>MIYAZAKI HIROYUKI ; KIYOHARA TOKUZO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0322134A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1991</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MIYAZAKI HIROYUKI</creatorcontrib><creatorcontrib>KIYOHARA TOKUZO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MIYAZAKI HIROYUKI</au><au>KIYOHARA TOKUZO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTIPLICATION DEVICE</title><date>1991-01-30</date><risdate>1991</risdate><abstract>PURPOSE:To realize high-speed multiplication through less hardware quantity by executing the accumulation of a partial product by the number system of redundant binary system representation in which carry is not propagated at the time of addition, and executing plural number of times of the accumulation of the partial product during one machine cycle. CONSTITUTION:Since a multiplier register 3 is right-shifted by one bit whenever the accumulation of the partial product is executed, a digit to which the partial product is to be added when the accumulation is executed next time appears in the least significant bit. A shifting number control part 5 instructs a partial product generating device 8 to output '0' when input from the multiplier register 3 is '0', and to output the output of a multiplicand register 7 when the input is '1'. Since a value which is always left-shifted by one bit is outputted from the partial product generating device 8 to the multiplicand register 7 regardless of the instruction of the shifting number control device 5, the value of the multiplicand register 7 is shifted by one digit whenever the accumulation is executed. Thus, an arithmetic unit 10 can execute arithmetic operation at high speed since the propagation of the carry is not caused for adding a redundant binary number.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH0322134A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title MULTIPLICATION DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T12%3A00%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MIYAZAKI%20HIROYUKI&rft.date=1991-01-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0322134A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true