CORRECT CELL SELECTING DEVICE FOR LOGIC CIRCUIT

PURPOSE:To select a correct cell in a short time by using a ratio in which a delay time of a logical gate to be taken notice of is occupied in the passing time of a signal and two degrees of freedom as evaluation functions, and deciding whether a cell used by the logical gate to be taken notice of i...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TOYODA TORU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TOYODA TORU
description PURPOSE:To select a correct cell in a short time by using a ratio in which a delay time of a logical gate to be taken notice of is occupied in the passing time of a signal and two degrees of freedom as evaluation functions, and deciding whether a cell used by the logical gate to be taken notice of is changed to a cell whose driving capacity is different or not and changing it. CONSTITUTION:This device is provided with a circuit diagram file 1, a data base 2 for degree of freedom 1, a data base 3 for degree of freedom 2, a delay time calculating device 4, an evaluation value calculating device 5, and a cell replacing device 6. In this state, by an evaluation value calculated from a value obtained from the degree of freedom of a change of a cell used by each logical gate and the degree of freedom of a cell used by a logical date being in its pre-stage, and a ratio to an average value of the delay time of all the logical gates, of the delay time of each logical gage known already as a result of delay calculation, the logical gate whose correction effect is considered to be high is recognized. In such a way, as for a delay time calculation required for changing the driving capacity of plural logical gates of one logic circuit, it will suffice that it is executed once.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH02287880A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH02287880A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH02287880A3</originalsourceid><addsrcrecordid>eNrjZNB39g8KcnUOUXB29fFRCHb1AbI9_dwVXFzDPJ1dFdz8gxR8_N09nRWcPYOcQz1DeBhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJvFeAh4GRkYW5hYWBozExagDzSyYG</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CORRECT CELL SELECTING DEVICE FOR LOGIC CIRCUIT</title><source>esp@cenet</source><creator>TOYODA TORU</creator><creatorcontrib>TOYODA TORU</creatorcontrib><description>PURPOSE:To select a correct cell in a short time by using a ratio in which a delay time of a logical gate to be taken notice of is occupied in the passing time of a signal and two degrees of freedom as evaluation functions, and deciding whether a cell used by the logical gate to be taken notice of is changed to a cell whose driving capacity is different or not and changing it. CONSTITUTION:This device is provided with a circuit diagram file 1, a data base 2 for degree of freedom 1, a data base 3 for degree of freedom 2, a delay time calculating device 4, an evaluation value calculating device 5, and a cell replacing device 6. In this state, by an evaluation value calculated from a value obtained from the degree of freedom of a change of a cell used by each logical gate and the degree of freedom of a cell used by a logical date being in its pre-stage, and a ratio to an average value of the delay time of all the logical gates, of the delay time of each logical gage known already as a result of delay calculation, the logical gate whose correction effect is considered to be high is recognized. In such a way, as for a delay time calculation required for changing the driving capacity of plural logical gates of one logic circuit, it will suffice that it is executed once.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1990</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19901127&amp;DB=EPODOC&amp;CC=JP&amp;NR=H02287880A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19901127&amp;DB=EPODOC&amp;CC=JP&amp;NR=H02287880A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TOYODA TORU</creatorcontrib><title>CORRECT CELL SELECTING DEVICE FOR LOGIC CIRCUIT</title><description>PURPOSE:To select a correct cell in a short time by using a ratio in which a delay time of a logical gate to be taken notice of is occupied in the passing time of a signal and two degrees of freedom as evaluation functions, and deciding whether a cell used by the logical gate to be taken notice of is changed to a cell whose driving capacity is different or not and changing it. CONSTITUTION:This device is provided with a circuit diagram file 1, a data base 2 for degree of freedom 1, a data base 3 for degree of freedom 2, a delay time calculating device 4, an evaluation value calculating device 5, and a cell replacing device 6. In this state, by an evaluation value calculated from a value obtained from the degree of freedom of a change of a cell used by each logical gate and the degree of freedom of a cell used by a logical date being in its pre-stage, and a ratio to an average value of the delay time of all the logical gates, of the delay time of each logical gage known already as a result of delay calculation, the logical gate whose correction effect is considered to be high is recognized. In such a way, as for a delay time calculation required for changing the driving capacity of plural logical gates of one logic circuit, it will suffice that it is executed once.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1990</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB39g8KcnUOUXB29fFRCHb1AbI9_dwVXFzDPJ1dFdz8gxR8_N09nRWcPYOcQz1DeBhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJvFeAh4GRkYW5hYWBozExagDzSyYG</recordid><startdate>19901127</startdate><enddate>19901127</enddate><creator>TOYODA TORU</creator><scope>EVB</scope></search><sort><creationdate>19901127</creationdate><title>CORRECT CELL SELECTING DEVICE FOR LOGIC CIRCUIT</title><author>TOYODA TORU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH02287880A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1990</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>TOYODA TORU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TOYODA TORU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CORRECT CELL SELECTING DEVICE FOR LOGIC CIRCUIT</title><date>1990-11-27</date><risdate>1990</risdate><abstract>PURPOSE:To select a correct cell in a short time by using a ratio in which a delay time of a logical gate to be taken notice of is occupied in the passing time of a signal and two degrees of freedom as evaluation functions, and deciding whether a cell used by the logical gate to be taken notice of is changed to a cell whose driving capacity is different or not and changing it. CONSTITUTION:This device is provided with a circuit diagram file 1, a data base 2 for degree of freedom 1, a data base 3 for degree of freedom 2, a delay time calculating device 4, an evaluation value calculating device 5, and a cell replacing device 6. In this state, by an evaluation value calculated from a value obtained from the degree of freedom of a change of a cell used by each logical gate and the degree of freedom of a cell used by a logical date being in its pre-stage, and a ratio to an average value of the delay time of all the logical gates, of the delay time of each logical gage known already as a result of delay calculation, the logical gate whose correction effect is considered to be high is recognized. In such a way, as for a delay time calculation required for changing the driving capacity of plural logical gates of one logic circuit, it will suffice that it is executed once.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH02287880A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title CORRECT CELL SELECTING DEVICE FOR LOGIC CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T18%3A34%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TOYODA%20TORU&rft.date=1990-11-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH02287880A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true