MANUFACTURE OF SEMICONDUCTOR DEVICE

PURPOSE:To obtain a wiring layer having a flat property in a wiring scheduled area by forming a seed having electrical conductivity on the wiring scheduled area on a semiconductor substrate, and growing the wiring layer from the seed sheet. CONSTITUTION:There is formed an aluminum thin film 14 as a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ITABASHI YASUSHI, SHIRAI KENICHI, SAITO YASUYUKI, TSURUGAI TAKASHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ITABASHI YASUSHI
SHIRAI KENICHI
SAITO YASUYUKI
TSURUGAI TAKASHI
description PURPOSE:To obtain a wiring layer having a flat property in a wiring scheduled area by forming a seed having electrical conductivity on the wiring scheduled area on a semiconductor substrate, and growing the wiring layer from the seed sheet. CONSTITUTION:There is formed an aluminum thin film 14 as a seed sheet on the upper surface of a p type semiconductor substrate 10 including two diffusion layers 11, 12 formed on the surface of the substrate through an insulating layer 13 such as a silicon oxide film, etc. For the seed sheet 14, only selective areas (namely, upper portions of the n type diffusion layers 11, 12 as wiring scheduled areas and an upper portions of the insulating layer 13 between the two diffusion layers) are left behind and other portions are removed. Then, a silicon oxide film 16 is formed at portions other than the wiring scheduled areas by a CVD process. A conductive material is grown with the seed sheet 14 as a nucleus so as to be substantially flush with the adjacent oxide film 16 by a selective CVD process, to form a wiring layer 18. A flatness property is improved, and broken failure of wiring layers and unexpected formation of any wiring pattern, prior problems, are eliminated.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH02164031A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH02164031A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH02164031A3</originalsourceid><addsrcrecordid>eNrjZFD2dfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GRoZmJgbGho7GxKgBAGe3Iu0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>ITABASHI YASUSHI ; SHIRAI KENICHI ; SAITO YASUYUKI ; TSURUGAI TAKASHI</creator><creatorcontrib>ITABASHI YASUSHI ; SHIRAI KENICHI ; SAITO YASUYUKI ; TSURUGAI TAKASHI</creatorcontrib><description>PURPOSE:To obtain a wiring layer having a flat property in a wiring scheduled area by forming a seed having electrical conductivity on the wiring scheduled area on a semiconductor substrate, and growing the wiring layer from the seed sheet. CONSTITUTION:There is formed an aluminum thin film 14 as a seed sheet on the upper surface of a p type semiconductor substrate 10 including two diffusion layers 11, 12 formed on the surface of the substrate through an insulating layer 13 such as a silicon oxide film, etc. For the seed sheet 14, only selective areas (namely, upper portions of the n type diffusion layers 11, 12 as wiring scheduled areas and an upper portions of the insulating layer 13 between the two diffusion layers) are left behind and other portions are removed. Then, a silicon oxide film 16 is formed at portions other than the wiring scheduled areas by a CVD process. A conductive material is grown with the seed sheet 14 as a nucleus so as to be substantially flush with the adjacent oxide film 16 by a selective CVD process, to form a wiring layer 18. A flatness property is improved, and broken failure of wiring layers and unexpected formation of any wiring pattern, prior problems, are eliminated.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1990</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19900625&amp;DB=EPODOC&amp;CC=JP&amp;NR=H02164031A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76292</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19900625&amp;DB=EPODOC&amp;CC=JP&amp;NR=H02164031A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ITABASHI YASUSHI</creatorcontrib><creatorcontrib>SHIRAI KENICHI</creatorcontrib><creatorcontrib>SAITO YASUYUKI</creatorcontrib><creatorcontrib>TSURUGAI TAKASHI</creatorcontrib><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><description>PURPOSE:To obtain a wiring layer having a flat property in a wiring scheduled area by forming a seed having electrical conductivity on the wiring scheduled area on a semiconductor substrate, and growing the wiring layer from the seed sheet. CONSTITUTION:There is formed an aluminum thin film 14 as a seed sheet on the upper surface of a p type semiconductor substrate 10 including two diffusion layers 11, 12 formed on the surface of the substrate through an insulating layer 13 such as a silicon oxide film, etc. For the seed sheet 14, only selective areas (namely, upper portions of the n type diffusion layers 11, 12 as wiring scheduled areas and an upper portions of the insulating layer 13 between the two diffusion layers) are left behind and other portions are removed. Then, a silicon oxide film 16 is formed at portions other than the wiring scheduled areas by a CVD process. A conductive material is grown with the seed sheet 14 as a nucleus so as to be substantially flush with the adjacent oxide film 16 by a selective CVD process, to form a wiring layer 18. A flatness property is improved, and broken failure of wiring layers and unexpected formation of any wiring pattern, prior problems, are eliminated.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1990</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD2dfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GRoZmJgbGho7GxKgBAGe3Iu0</recordid><startdate>19900625</startdate><enddate>19900625</enddate><creator>ITABASHI YASUSHI</creator><creator>SHIRAI KENICHI</creator><creator>SAITO YASUYUKI</creator><creator>TSURUGAI TAKASHI</creator><scope>EVB</scope></search><sort><creationdate>19900625</creationdate><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><author>ITABASHI YASUSHI ; SHIRAI KENICHI ; SAITO YASUYUKI ; TSURUGAI TAKASHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH02164031A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1990</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ITABASHI YASUSHI</creatorcontrib><creatorcontrib>SHIRAI KENICHI</creatorcontrib><creatorcontrib>SAITO YASUYUKI</creatorcontrib><creatorcontrib>TSURUGAI TAKASHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ITABASHI YASUSHI</au><au>SHIRAI KENICHI</au><au>SAITO YASUYUKI</au><au>TSURUGAI TAKASHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><date>1990-06-25</date><risdate>1990</risdate><abstract>PURPOSE:To obtain a wiring layer having a flat property in a wiring scheduled area by forming a seed having electrical conductivity on the wiring scheduled area on a semiconductor substrate, and growing the wiring layer from the seed sheet. CONSTITUTION:There is formed an aluminum thin film 14 as a seed sheet on the upper surface of a p type semiconductor substrate 10 including two diffusion layers 11, 12 formed on the surface of the substrate through an insulating layer 13 such as a silicon oxide film, etc. For the seed sheet 14, only selective areas (namely, upper portions of the n type diffusion layers 11, 12 as wiring scheduled areas and an upper portions of the insulating layer 13 between the two diffusion layers) are left behind and other portions are removed. Then, a silicon oxide film 16 is formed at portions other than the wiring scheduled areas by a CVD process. A conductive material is grown with the seed sheet 14 as a nucleus so as to be substantially flush with the adjacent oxide film 16 by a selective CVD process, to form a wiring layer 18. A flatness property is improved, and broken failure of wiring layers and unexpected formation of any wiring pattern, prior problems, are eliminated.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH02164031A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title MANUFACTURE OF SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T10%3A04%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ITABASHI%20YASUSHI&rft.date=1990-06-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH02164031A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true