SEMICONDUCTOR INTEGRATED CIRCUIT

SEMICONDUCTOR INTEGRATED CIRCUIT

PURPOSE:To improve the switching speed with a simple constitution, to reduce an energy consumption and to prevent a jitter by providing an inverter to invert the output signal of a voltage follower output part. CONSTITUTION:When the level of an input falls, a PMOS 1 is turned on, an NMOS 2 is turned...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TANIZAWA SATORU
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TANIZAWA SATORU
description PURPOSE:To improve the switching speed with a simple constitution, to reduce an energy consumption and to prevent a jitter by providing an inverter to invert the output signal of a voltage follower output part. CONSTITUTION:When the level of an input falls, a PMOS 1 is turned on, an NMOS 2 is turned off and a base current flows from a power source +V into a bipolar transistor(BPT)3. At this time, since BPT 4 is shifted from the stationary off to off immediately, the period when both BPT 3 and 4 become on does not exist and a rash current through the BPT 4 does not flow. Consequently, the switching with a small noise and switching power is executed, and even when the input is changed repeatedly, the jitter is effectively prevented without mounting to a next switching.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH01296814A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH01296814A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH01296814A3</originalsourceid><addsrcrecordid>eNrjZFAIdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GhkaWZhaGJo7GxKgBABZEImA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><source>esp@cenet</source><creator>TANIZAWA SATORU</creator><creatorcontrib>TANIZAWA SATORU</creatorcontrib><description>PURPOSE:To improve the switching speed with a simple constitution, to reduce an energy consumption and to prevent a jitter by providing an inverter to invert the output signal of a voltage follower output part. CONSTITUTION:When the level of an input falls, a PMOS 1 is turned on, an NMOS 2 is turned off and a base current flows from a power source +V into a bipolar transistor(BPT)3. At this time, since BPT 4 is shifted from the stationary off to off immediately, the period when both BPT 3 and 4 become on does not exist and a rash current through the BPT 4 does not flow. Consequently, the switching with a small noise and switching power is executed, and even when the input is changed repeatedly, the jitter is effectively prevented without mounting to a next switching.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>1989</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19891130&amp;DB=EPODOC&amp;CC=JP&amp;NR=H01296814A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19891130&amp;DB=EPODOC&amp;CC=JP&amp;NR=H01296814A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TANIZAWA SATORU</creatorcontrib><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><description>PURPOSE:To improve the switching speed with a simple constitution, to reduce an energy consumption and to prevent a jitter by providing an inverter to invert the output signal of a voltage follower output part. CONSTITUTION:When the level of an input falls, a PMOS 1 is turned on, an NMOS 2 is turned off and a base current flows from a power source +V into a bipolar transistor(BPT)3. At this time, since BPT 4 is shifted from the stationary off to off immediately, the period when both BPT 3 and 4 become on does not exist and a rash current through the BPT 4 does not flow. Consequently, the switching with a small noise and switching power is executed, and even when the input is changed repeatedly, the jitter is effectively prevented without mounting to a next switching.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1989</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAIdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GhkaWZhaGJo7GxKgBABZEImA</recordid><startdate>19891130</startdate><enddate>19891130</enddate><creator>TANIZAWA SATORU</creator><scope>EVB</scope></search><sort><creationdate>19891130</creationdate><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><author>TANIZAWA SATORU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH01296814A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1989</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>TANIZAWA SATORU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TANIZAWA SATORU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><date>1989-11-30</date><risdate>1989</risdate><abstract>PURPOSE:To improve the switching speed with a simple constitution, to reduce an energy consumption and to prevent a jitter by providing an inverter to invert the output signal of a voltage follower output part. CONSTITUTION:When the level of an input falls, a PMOS 1 is turned on, an NMOS 2 is turned off and a base current flows from a power source +V into a bipolar transistor(BPT)3. At this time, since BPT 4 is shifted from the stationary off to off immediately, the period when both BPT 3 and 4 become on does not exist and a rash current through the BPT 4 does not flow. Consequently, the switching with a small noise and switching power is executed, and even when the input is changed repeatedly, the jitter is effectively prevented without mounting to a next switching.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH01296814A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title SEMICONDUCTOR INTEGRATED CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T13%3A29%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TANIZAWA%20SATORU&rft.date=1989-11-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH01296814A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true