SEMICONDUCTOR INTEGRATED CIRCUIT

PURPOSE:To improve the switching speed with a simple constitution, to reduce an energy consumption and to prevent a jitter by providing an inverter to invert the output signal of a voltage follower output part. CONSTITUTION:When the level of an input falls, a PMOS 1 is turned on, an NMOS 2 is turned...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TANIZAWA SATORU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To improve the switching speed with a simple constitution, to reduce an energy consumption and to prevent a jitter by providing an inverter to invert the output signal of a voltage follower output part. CONSTITUTION:When the level of an input falls, a PMOS 1 is turned on, an NMOS 2 is turned off and a base current flows from a power source +V into a bipolar transistor(BPT)3. At this time, since BPT 4 is shifted from the stationary off to off immediately, the period when both BPT 3 and 4 become on does not exist and a rash current through the BPT 4 does not flow. Consequently, the switching with a small noise and switching power is executed, and even when the input is changed repeatedly, the jitter is effectively prevented without mounting to a next switching.