STAGGERED TOP TYPE AMORPHOUS SILICON THIN FILM TRANSISTOR

PURPOSE:To eliminate crackings by a method wherein a silicon nitride layer is formed on an amorphous silicon layer and a silicon oxide layer is formed on the silicon nitride layer. CONSTITUTION:A silicon nitride layer 7 is formed on an amorphous silicon layer 6 as a gate insulating layer and a silic...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WATANABE YOSHIAKI, TANAKA SAKAE, SHIRAI KATSUO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To eliminate crackings by a method wherein a silicon nitride layer is formed on an amorphous silicon layer and a silicon oxide layer is formed on the silicon nitride layer. CONSTITUTION:A silicon nitride layer 7 is formed on an amorphous silicon layer 6 as a gate insulating layer and a silicon oxide layer 8 is formed on the silicon nitride layer 7. Or, the silicon oxide layer 8 is formed on the amorphous silicon layer 6 and the silicon nitride layer 7 is formed on the silicon oxide layer 8. Therefore, the stress in the silicon nitride layer 7 is relieved by the silicon oxide layer 8. With this constitution, crackings can be eliminated and the yield is improved significantly. Especially, if this structure is applied to the amorphous silicon thin film transistor of an active matrix type liquid crystal display, the penetration of etchant which occurs when a gate electrode is etched can be avoided, so that the possibility of corrosion of a picture element electrode can be eliminated.