OUTPUT CIRCUIT

To provide an output circuit incorporated in an integrated circuit in which the noise resistance is secured and the number of components is reduced.SOLUTION: In an integrated circuit 200, an output circuit 100 includes: a push-pull circuit 10 that has a first transistor Tr1 and a second transistor T...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KATO IPPEI, TAKAMIDO MIYUKI, KIMURA FUMITAKA, KAMIYA JIRO
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:To provide an output circuit incorporated in an integrated circuit in which the noise resistance is secured and the number of components is reduced.SOLUTION: In an integrated circuit 200, an output circuit 100 includes: a push-pull circuit 10 that has a first transistor Tr1 and a second transistor Tr2 disposed on a lower potential side than Tr1; an output terminal T2 that is electrically connected to a connection point between Tr1 and Tr2 and outputs a signal; and a capacitor element C1 that is electrically connected to a first voltage supply line L1 electrically connected to a first voltage supply terminal T1 and a second voltage supply line L2 electrically connected to a second voltage supply terminal T3. Between L1 and a first electrode d1 corresponding to a controlled electrode on the low potential side of Tr1, a first parasitic diode PD1 whose forward direction is a direction from d1 to L1 is formed. Between L2 and a second electrode d2 corresponding to a controlled electrode on the high potential side of Tr2, a second parasitic diode PD2 whose forward direction is a direction from L2 to d2 is formed.SELECTED DRAWING: Figure 1 【課題】ノイズ耐性の確保と部品点数の低減指せる集積回路に内蔵された出力回路を提供する。【解決手段】集積回路200において、出力回路100は、第1トランジスタTr1及びTr1よりも低電位側に配置された第2トランジスタTr2とを有するプッシュプル回路10と、Tr1及びTr2の接続点に電気的に接続され、信号を出力する出力端子T2と、第1電圧供給端子T1に電気的に接続された第1電圧供給ラインL1と、第2電圧供給端子T3に電気的に接続された第2電圧供給ラインL2と、に電気的に接続された容量素子C1と、を備え、Tr1の低電位側の被制御電極である第1の電極d1と、L1との間に、d1からL1への方向を順方向とする第1の寄生ダイオードPD1が形成され、Tr2の高電位側の被制御電極である第2の電極d2と、L2との間に、L2からd2への方向を順方向とする第2の寄生ダイオードPD2が形成される。【選択図】図1