CERAMIC ELECTRONIC COMPONENT AND MANUFACTURING METHOD OF THE SAME

To provide a ceramic electronic component and a method of manufacturing the same, capable of suppressing performance deterioration.SOLUTION: A ceramic electronic component includes a multilayer chip in which each of a plurality of dielectric layers and each of a plurality of internal electrode layer...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SUEMASA RIKI, MASUDA HIDETOSHI
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:To provide a ceramic electronic component and a method of manufacturing the same, capable of suppressing performance deterioration.SOLUTION: A ceramic electronic component includes a multilayer chip in which each of a plurality of dielectric layers and each of a plurality of internal electrode layers are alternately stacked. There are a concentration peak of a first metal and a concentration peak of a second metal at different positions in a stacking direction of the plurality of internal electrode layers and the plurality of dielectric layers, between the dielectric layer and the internal electrode layer next to the dielectric layer, the first metal and the second metal being different from a main component metal of the plurality of internal electrode layers. The second metal is easier to ionize than the first metal, and the concentration peak of the second metal is located on a dielectric layer side of the concentration peak of the first metal.SELECTED DRAWING: Figure 5 【課題】 性能低下を抑制することができるセラミック電子部品およびその製造方法を提供する。【解決手段】 セラミック電子部品は、誘電体層と内部電極層とが交互に積層された積層チップを備え、前記誘電体層と前記内部電極層との間において、前記誘電体層と前記内部電極層との積層方向の異なる位置に、前記内部電極層の主成分金属とは異なる第1金属の濃度ピークおよび第2金属の濃度ピークが存在し、前記第2金属は、前記第1金属よりもイオン化しやすい金属であり、前記第2金属の濃度ピークは、前記第1金属の濃度ピークよりも前記誘電体層側に位置することを特徴とする。【選択図】 図5