EXPOSURE HEAD AND IMAGE FORMATION DEVICE

To form a driving circuit in a semiconductor process of a low withstand voltage while securing a forward voltage of light-emitting elements and reduce the size of chips, in such a configuration that the light-emitting elements and a driving circuit are formed in one chip.SOLUTION: An exposure head 1...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: AKAGI TAISUKE
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:To form a driving circuit in a semiconductor process of a low withstand voltage while securing a forward voltage of light-emitting elements and reduce the size of chips, in such a configuration that the light-emitting elements and a driving circuit are formed in one chip.SOLUTION: An exposure head 106 includes a printed board 202, a plurality of light-emitting elements 602 for emitting light, and an analog part 801 for driving the light-emitting elements 602, and has a plurality of light-emitting element array chips 400-1 to 400-20 that are arranged on the printed board 202 and have a strip shape, and a rod lens array 203 for condensing the light from the light-emitting elements 602 on a photoreceptor drum 102. The analog part 801 operates between a first potential and a second potential, and the light-emitting elements 602 operate between a third potential and a fourth potential. A potential difference between the third potential and the fourth potential is equal to or larger than a potential difference between the first potential and the second potential.SELECTED DRAWING: Figure 11 【課題】発光素子と駆動回路とを一つのチップに形成する構成において、発光素子の順方向電圧を確保しつつ、低耐電圧の半導体プロセスで駆動回路を形成し、チップサイズを小さくすること。【解決手段】露光ヘッド106は、プリント基板202と、光を発光する複数の発光素子602と、発光素子602を駆動するアナログ部801と、を備え、プリント基板202上に配列している短冊状の複数の発光素子アレイチップ400-1~400-20と、発光素子602からの光を感光ドラム102上に集光するロッドレンズアレイ203と、を有する。アナログ部801は、第1の電位と第2の電位との間で動作し、発光素子602は、第3の電位と第4の電位との間で動作する。第3の電位と第4の電位との電位差は、第1の電位と第2の電位との電位差以上である。【選択図】図11