LOGIC INTEGRATED CIRCUIT AND HIGH SAFETY CONTROL SYSTEM USING THE SAME

To provide a logic integrated circuit and a high safety control system using the logic integrated circuit that can avoid explosion in the number of test patterns and reduce the circuit scale of an external verification circuit that checks the output of a logic element when self-checking logic is rea...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SHIMOMURA TETSUYA, NAKANO HIROSHI, SHIMAMURA KOTARO, KANEKAWA NOBUYASU, IKEDA HISAHIRO
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SHIMOMURA TETSUYA
NAKANO HIROSHI
SHIMAMURA KOTARO
KANEKAWA NOBUYASU
IKEDA HISAHIRO
description To provide a logic integrated circuit and a high safety control system using the logic integrated circuit that can avoid explosion in the number of test patterns and reduce the circuit scale of an external verification circuit that checks the output of a logic element when self-checking logic is realized with a programmable element in an electronic control device.SOLUTION: A logic integrated circuit includes a logic circuit consisting of multiple stages including multiple logic elements that output values, and performing logical operations on input values, and a verification circuit that verifies the output value of the logic element of the logic circuit, and the verification circuit uses the output of multiple stages as a test target unit. In this way, the explosion of the number of test patterns can be avoided and the circuit scale of an external verification circuit can be reduced by setting the output of a larger number of logic elements as one test target unit until just before the number of test patterns explodes.SELECTED DRAWING: Figure 1 【課題】電子制御装置において、セルフチェッキング論理をプログラマブル素子によって実現するにあたり、テストパターン数の爆発を回避すると共に、論理エレメントの出力をチェックする外部検証回路の回路規模を削減することが可能な論理集積回路及び論理集積回路を用いた高安全制御システムを提供することを目的とする。【解決手段】入力値に対し論理演算を行い、出力値を出力する複数の論理エレメントを含む複数の段からなる論理回路と、論理回路の論理エレメントの出力値を検証する検証回路と、を備える論理集積回路において、検証回路は、複数の段による出力をテスト対象単位とする。このように、テストパターン数が爆発する直前まで、より多くの数の論理エレメントの出力を一つのテスト対象単位とすることで、テストパターン数の爆発を回避すると共に、外部検証回路の回路規模を削減することができる。【選択図】図1
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2022073018A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2022073018A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2022073018A3</originalsourceid><addsrcrecordid>eNrjZHDz8Xf3dFbw9AtxdQ9yDHF1UXD2DHIO9QxRcPRzUfDwdPdQCHZ0cw2JVHD29wsJ8vdRCI4MDnH1VQgN9vRzVwjxcAXK-7ryMLCmJeYUp_JCaW4GJaAmZw_d1IL8-NTigsTk1LzUknivACMDIyMDc2MDQwtHY6IUAQDyiSyN</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LOGIC INTEGRATED CIRCUIT AND HIGH SAFETY CONTROL SYSTEM USING THE SAME</title><source>esp@cenet</source><creator>SHIMOMURA TETSUYA ; NAKANO HIROSHI ; SHIMAMURA KOTARO ; KANEKAWA NOBUYASU ; IKEDA HISAHIRO</creator><creatorcontrib>SHIMOMURA TETSUYA ; NAKANO HIROSHI ; SHIMAMURA KOTARO ; KANEKAWA NOBUYASU ; IKEDA HISAHIRO</creatorcontrib><description>To provide a logic integrated circuit and a high safety control system using the logic integrated circuit that can avoid explosion in the number of test patterns and reduce the circuit scale of an external verification circuit that checks the output of a logic element when self-checking logic is realized with a programmable element in an electronic control device.SOLUTION: A logic integrated circuit includes a logic circuit consisting of multiple stages including multiple logic elements that output values, and performing logical operations on input values, and a verification circuit that verifies the output value of the logic element of the logic circuit, and the verification circuit uses the output of multiple stages as a test target unit. In this way, the explosion of the number of test patterns can be avoided and the circuit scale of an external verification circuit can be reduced by setting the output of a larger number of logic elements as one test target unit until just before the number of test patterns explodes.SELECTED DRAWING: Figure 1 【課題】電子制御装置において、セルフチェッキング論理をプログラマブル素子によって実現するにあたり、テストパターン数の爆発を回避すると共に、論理エレメントの出力をチェックする外部検証回路の回路規模を削減することが可能な論理集積回路及び論理集積回路を用いた高安全制御システムを提供することを目的とする。【解決手段】入力値に対し論理演算を行い、出力値を出力する複数の論理エレメントを含む複数の段からなる論理回路と、論理回路の論理エレメントの出力値を検証する検証回路と、を備える論理集積回路において、検証回路は、複数の段による出力をテスト対象単位とする。このように、テストパターン数が爆発する直前まで、より多くの数の論理エレメントの出力を一つのテスト対象単位とすることで、テストパターン数の爆発を回避すると共に、外部検証回路の回路規模を削減することができる。【選択図】図1</description><language>eng ; jpn</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; PULSE TECHNIQUE ; TESTING</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220517&amp;DB=EPODOC&amp;CC=JP&amp;NR=2022073018A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220517&amp;DB=EPODOC&amp;CC=JP&amp;NR=2022073018A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIMOMURA TETSUYA</creatorcontrib><creatorcontrib>NAKANO HIROSHI</creatorcontrib><creatorcontrib>SHIMAMURA KOTARO</creatorcontrib><creatorcontrib>KANEKAWA NOBUYASU</creatorcontrib><creatorcontrib>IKEDA HISAHIRO</creatorcontrib><title>LOGIC INTEGRATED CIRCUIT AND HIGH SAFETY CONTROL SYSTEM USING THE SAME</title><description>To provide a logic integrated circuit and a high safety control system using the logic integrated circuit that can avoid explosion in the number of test patterns and reduce the circuit scale of an external verification circuit that checks the output of a logic element when self-checking logic is realized with a programmable element in an electronic control device.SOLUTION: A logic integrated circuit includes a logic circuit consisting of multiple stages including multiple logic elements that output values, and performing logical operations on input values, and a verification circuit that verifies the output value of the logic element of the logic circuit, and the verification circuit uses the output of multiple stages as a test target unit. In this way, the explosion of the number of test patterns can be avoided and the circuit scale of an external verification circuit can be reduced by setting the output of a larger number of logic elements as one test target unit until just before the number of test patterns explodes.SELECTED DRAWING: Figure 1 【課題】電子制御装置において、セルフチェッキング論理をプログラマブル素子によって実現するにあたり、テストパターン数の爆発を回避すると共に、論理エレメントの出力をチェックする外部検証回路の回路規模を削減することが可能な論理集積回路及び論理集積回路を用いた高安全制御システムを提供することを目的とする。【解決手段】入力値に対し論理演算を行い、出力値を出力する複数の論理エレメントを含む複数の段からなる論理回路と、論理回路の論理エレメントの出力値を検証する検証回路と、を備える論理集積回路において、検証回路は、複数の段による出力をテスト対象単位とする。このように、テストパターン数が爆発する直前まで、より多くの数の論理エレメントの出力を一つのテスト対象単位とすることで、テストパターン数の爆発を回避すると共に、外部検証回路の回路規模を削減することができる。【選択図】図1</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDz8Xf3dFbw9AtxdQ9yDHF1UXD2DHIO9QxRcPRzUfDwdPdQCHZ0cw2JVHD29wsJ8vdRCI4MDnH1VQgN9vRzVwjxcAXK-7ryMLCmJeYUp_JCaW4GJaAmZw_d1IL8-NTigsTk1LzUknivACMDIyMDc2MDQwtHY6IUAQDyiSyN</recordid><startdate>20220517</startdate><enddate>20220517</enddate><creator>SHIMOMURA TETSUYA</creator><creator>NAKANO HIROSHI</creator><creator>SHIMAMURA KOTARO</creator><creator>KANEKAWA NOBUYASU</creator><creator>IKEDA HISAHIRO</creator><scope>EVB</scope></search><sort><creationdate>20220517</creationdate><title>LOGIC INTEGRATED CIRCUIT AND HIGH SAFETY CONTROL SYSTEM USING THE SAME</title><author>SHIMOMURA TETSUYA ; NAKANO HIROSHI ; SHIMAMURA KOTARO ; KANEKAWA NOBUYASU ; IKEDA HISAHIRO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2022073018A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; jpn</language><creationdate>2022</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIMOMURA TETSUYA</creatorcontrib><creatorcontrib>NAKANO HIROSHI</creatorcontrib><creatorcontrib>SHIMAMURA KOTARO</creatorcontrib><creatorcontrib>KANEKAWA NOBUYASU</creatorcontrib><creatorcontrib>IKEDA HISAHIRO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIMOMURA TETSUYA</au><au>NAKANO HIROSHI</au><au>SHIMAMURA KOTARO</au><au>KANEKAWA NOBUYASU</au><au>IKEDA HISAHIRO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LOGIC INTEGRATED CIRCUIT AND HIGH SAFETY CONTROL SYSTEM USING THE SAME</title><date>2022-05-17</date><risdate>2022</risdate><abstract>To provide a logic integrated circuit and a high safety control system using the logic integrated circuit that can avoid explosion in the number of test patterns and reduce the circuit scale of an external verification circuit that checks the output of a logic element when self-checking logic is realized with a programmable element in an electronic control device.SOLUTION: A logic integrated circuit includes a logic circuit consisting of multiple stages including multiple logic elements that output values, and performing logical operations on input values, and a verification circuit that verifies the output value of the logic element of the logic circuit, and the verification circuit uses the output of multiple stages as a test target unit. In this way, the explosion of the number of test patterns can be avoided and the circuit scale of an external verification circuit can be reduced by setting the output of a larger number of logic elements as one test target unit until just before the number of test patterns explodes.SELECTED DRAWING: Figure 1 【課題】電子制御装置において、セルフチェッキング論理をプログラマブル素子によって実現するにあたり、テストパターン数の爆発を回避すると共に、論理エレメントの出力をチェックする外部検証回路の回路規模を削減することが可能な論理集積回路及び論理集積回路を用いた高安全制御システムを提供することを目的とする。【解決手段】入力値に対し論理演算を行い、出力値を出力する複数の論理エレメントを含む複数の段からなる論理回路と、論理回路の論理エレメントの出力値を検証する検証回路と、を備える論理集積回路において、検証回路は、複数の段による出力をテスト対象単位とする。このように、テストパターン数が爆発する直前まで、より多くの数の論理エレメントの出力を一つのテスト対象単位とすることで、テストパターン数の爆発を回避すると共に、外部検証回路の回路規模を削減することができる。【選択図】図1</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; jpn
recordid cdi_epo_espacenet_JP2022073018A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
PULSE TECHNIQUE
TESTING
title LOGIC INTEGRATED CIRCUIT AND HIGH SAFETY CONTROL SYSTEM USING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T22%3A33%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIMOMURA%20TETSUYA&rft.date=2022-05-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2022073018A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true