SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
To provide a semiconductor device in which dielectric breakdown may hardly occur.SOLUTION: A semiconductor device according to an embodiment comprises: a substrate; a laminated body that includes a conductive layer and an insulating layer which are alternately laminated in a first direction relative...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng ; jpn |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | ISHINO TAKAYA |
description | To provide a semiconductor device in which dielectric breakdown may hardly occur.SOLUTION: A semiconductor device according to an embodiment comprises: a substrate; a laminated body that includes a conductive layer and an insulating layer which are alternately laminated in a first direction relative to the substrate; a memory film that extends on the laminated body in the first direction and that includes a charge storage layer; a separation part that extends in a second direction being orthogonal to the first direction and that includes an insulation film dividing the laminated body; and an insulation member that extends in a third direction being orthogonal to the first direction and the second direction, and in which area of a top end of the insulation member is wider than area of a top end of the memory film.SELECTED DRAWING: Figure 1
【課題】絶縁破壊が起こりにくい半導体装置を提供する。【解決手段】一実施形態に係る半導体装置は、基板と、基板に対して第1方向に交互に積層された導電層および絶縁層を含む積層体と、積層体を第1方向に延び、電荷蓄積層を含むメモリ膜と、第1方向に直交する第2方向に延び、積層体を分断する絶縁膜を含む分離部と、第1方向および第2方向に直交する第3方向に延び、上端の面積が、メモリ膜の上端の面積よりも広い絶縁部材と、を備える。【選択図】図1 |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2020136613A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2020136613A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2020136613A3</originalsourceid><addsrcrecordid>eNrjZDANdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HX0C3VzdA4JDfL0c1fwdQ3x8HdRCPFwDXL1d-NhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGRgaGxmZmhsaOxkQpAgBJCigk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF</title><source>esp@cenet</source><creator>ISHINO TAKAYA</creator><creatorcontrib>ISHINO TAKAYA</creatorcontrib><description>To provide a semiconductor device in which dielectric breakdown may hardly occur.SOLUTION: A semiconductor device according to an embodiment comprises: a substrate; a laminated body that includes a conductive layer and an insulating layer which are alternately laminated in a first direction relative to the substrate; a memory film that extends on the laminated body in the first direction and that includes a charge storage layer; a separation part that extends in a second direction being orthogonal to the first direction and that includes an insulation film dividing the laminated body; and an insulation member that extends in a third direction being orthogonal to the first direction and the second direction, and in which area of a top end of the insulation member is wider than area of a top end of the memory film.SELECTED DRAWING: Figure 1
【課題】絶縁破壊が起こりにくい半導体装置を提供する。【解決手段】一実施形態に係る半導体装置は、基板と、基板に対して第1方向に交互に積層された導電層および絶縁層を含む積層体と、積層体を第1方向に延び、電荷蓄積層を含むメモリ膜と、第1方向に直交する第2方向に延び、積層体を分断する絶縁膜を含む分離部と、第1方向および第2方向に直交する第3方向に延び、上端の面積が、メモリ膜の上端の面積よりも広い絶縁部材と、を備える。【選択図】図1</description><language>eng ; jpn</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200831&DB=EPODOC&CC=JP&NR=2020136613A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200831&DB=EPODOC&CC=JP&NR=2020136613A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ISHINO TAKAYA</creatorcontrib><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF</title><description>To provide a semiconductor device in which dielectric breakdown may hardly occur.SOLUTION: A semiconductor device according to an embodiment comprises: a substrate; a laminated body that includes a conductive layer and an insulating layer which are alternately laminated in a first direction relative to the substrate; a memory film that extends on the laminated body in the first direction and that includes a charge storage layer; a separation part that extends in a second direction being orthogonal to the first direction and that includes an insulation film dividing the laminated body; and an insulation member that extends in a third direction being orthogonal to the first direction and the second direction, and in which area of a top end of the insulation member is wider than area of a top end of the memory film.SELECTED DRAWING: Figure 1
【課題】絶縁破壊が起こりにくい半導体装置を提供する。【解決手段】一実施形態に係る半導体装置は、基板と、基板に対して第1方向に交互に積層された導電層および絶縁層を含む積層体と、積層体を第1方向に延び、電荷蓄積層を含むメモリ膜と、第1方向に直交する第2方向に延び、積層体を分断する絶縁膜を含む分離部と、第1方向および第2方向に直交する第3方向に延び、上端の面積が、メモリ膜の上端の面積よりも広い絶縁部材と、を備える。【選択図】図1</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDANdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HX0C3VzdA4JDfL0c1fwdQ3x8HdRCPFwDXL1d-NhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGRgaGxmZmhsaOxkQpAgBJCigk</recordid><startdate>20200831</startdate><enddate>20200831</enddate><creator>ISHINO TAKAYA</creator><scope>EVB</scope></search><sort><creationdate>20200831</creationdate><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF</title><author>ISHINO TAKAYA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2020136613A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; jpn</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ISHINO TAKAYA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ISHINO TAKAYA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF</title><date>2020-08-31</date><risdate>2020</risdate><abstract>To provide a semiconductor device in which dielectric breakdown may hardly occur.SOLUTION: A semiconductor device according to an embodiment comprises: a substrate; a laminated body that includes a conductive layer and an insulating layer which are alternately laminated in a first direction relative to the substrate; a memory film that extends on the laminated body in the first direction and that includes a charge storage layer; a separation part that extends in a second direction being orthogonal to the first direction and that includes an insulation film dividing the laminated body; and an insulation member that extends in a third direction being orthogonal to the first direction and the second direction, and in which area of a top end of the insulation member is wider than area of a top end of the memory film.SELECTED DRAWING: Figure 1
【課題】絶縁破壊が起こりにくい半導体装置を提供する。【解決手段】一実施形態に係る半導体装置は、基板と、基板に対して第1方向に交互に積層された導電層および絶縁層を含む積層体と、積層体を第1方向に延び、電荷蓄積層を含むメモリ膜と、第1方向に直交する第2方向に延び、積層体を分断する絶縁膜を含む分離部と、第1方向および第2方向に直交する第3方向に延び、上端の面積が、メモリ膜の上端の面積よりも広い絶縁部材と、を備える。【選択図】図1</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; jpn |
recordid | cdi_epo_espacenet_JP2020136613A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T16%3A37%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ISHINO%20TAKAYA&rft.date=2020-08-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2020136613A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |