SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

To realize a semiconductor device and a manufacturing method thereof that can satisfy both of securement of semiconductor package mounting posture and reliability securement of solder joints.SOLUTION: In a semiconductor device in which a semiconductor package having a plurality of electrodes 5 on a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KASAI TAKAO
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:To realize a semiconductor device and a manufacturing method thereof that can satisfy both of securement of semiconductor package mounting posture and reliability securement of solder joints.SOLUTION: In a semiconductor device in which a semiconductor package having a plurality of electrodes 5 on a substrate 6 having a plurality of lands 7 is mounted through solder 8, a portion of the electrode 5 is a posture controlling electrode, a portion of the land 7 is a posture controlling land which has a larger plane size than the posture controlling electrode, the posture controlling electrode and the posture controlling land have symmetrical arrangement in a plan view, and a center of these is arranged to be offset. Through this, when a semiconductor package 1 is solder-jointed on the substrate 6, a mounting posture of the semiconductor package 1 is controlled by generating a surface tension vector Bs stretching the semiconductor package 1 and compensating surface tension vectors Bs to each other. Also, a solder amount is secured and reliability of solder joints is improved.SELECTED DRAWING: Figure 4C 【課題】半導体パッケージの実装姿勢の確保とはんだ接合の信頼性確保とを両立できる半導体装置およびその製造方法を実現する。【解決手段】複数のランド7を有する基板6上に複数の電極5を有する半導体パッケージがはんだ8を介して搭載されてなる半導体装置にて、電極5の一部を姿勢制御用電極とし、ランド7の一部が姿勢制御用電極よりも平面サイズが大きい姿勢制御用ランドとし、姿勢制御用電極および姿勢制御用ランドが平面視にて対称配置、かつこれらの中心がオフセットされた配置とする。これにより、半導体パッケージ1を基板6上にはんだ接合する際、半導体パッケージ1を引っ張る表面張力ベクトルBsが生じ、表面張力ベクトルBsが互いに打ち消し合うことで半導体パッケージ1の実装姿勢が制御される。また、はんだ量を確保でき、はんだ接合の信頼性を高める。【選択図】図4C