LEAD FRAME AND MANUFACTURING METHOD THEREOF, AND SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

To provide a semiconductor device and a manufacturing method thereof, by which the bonding state between the semiconductor device and a wiring board can be easily confirmed visually.SOLUTION: A lead frame 10 includes a substrate 13, a die pad plated portion 11 arranged on the substrate 13, a lead pl...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAGATA MASAHIRO, OCHI KAZUNORI
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:To provide a semiconductor device and a manufacturing method thereof, by which the bonding state between the semiconductor device and a wiring board can be easily confirmed visually.SOLUTION: A lead frame 10 includes a substrate 13, a die pad plated portion 11 arranged on the substrate 13, a lead plating portion 12 arranged apart from the die pad plating portion 11 on the substrate 13, and a resist layer 32 arranged on the substrate 13. A recess 16 is formed on the back surface of the lead plating portion 12 on the opposite side of the die pad plating 11, and the resist layer 32 is filled in the recess 16.SELECTED DRAWING: Figure 2 【課題】半導体装置と配線基板との接合状態を目視で容易に確認することが可能な、半導体装置およびその製造方法を提供する。【解決手段】リードフレーム10は、基板13と、基板13上に配置されたダイパッドめっき部11と、基板13上であって、ダイパッドめっき部11から離間して配置されたリードめっき部12と、基板13上に配置されたレジスト層32と、を備えている。リードめっき部12のうち、ダイパッドめっき部11の反対側の裏面にくぼみ部16が形成され、レジスト層32は、くぼみ部16内に充填されている。【選択図】図2