FAN-OUT SEMICONDUCTOR PACKAGE

To provide a fan-out semiconductor package, excellent in heat dissipation characteristics, capable of improving warping and reliability issues and reducing a process cost.SOLUTION: The fan-out semiconductor package includes: a semiconductor chip having an active surface on which connection pads are...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LEE DOO HWAN, CHO TAE JE
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:To provide a fan-out semiconductor package, excellent in heat dissipation characteristics, capable of improving warping and reliability issues and reducing a process cost.SOLUTION: The fan-out semiconductor package includes: a semiconductor chip having an active surface on which connection pads are arranged and an inactive surface opposite the active surface; a sealing material covering the inactive surface of the semiconductor chip; a thermally conductive via, penetrating at least a part of the sealing material on the active surface of the semiconductor chip, physically separated from the inactive surface of the semiconductor chip; and a connection structure, disposed on the active surface of the semiconductor chip, including a re-wiring layer electrically connected to the connection pads.SELECTED DRAWING: Figure 9 【課題】放熱特性に優れるとともに、反り問題及び信頼性の問題も改善させることができ、工程コストの低減が可能なファン−アウト半導体パッケージを提供する。【解決手段】本発明は、接続パッドが配置された活性面、及び上記活性面の反対側である非活性面を有する半導体チップと、上記半導体チップの非活性面を覆う封止材と、上記半導体チップの活性面上において上記封止材の少なくとも一部を貫通し、且つ上記半導体チップの非活性面と物理的に離隔する熱導電性ビアと、上記半導体チップの活性面上に配置され、上記接続パッドと電気的に連結される再配線層を含む連結構造体と、を含む、ファン−アウト半導体パッケージに関するものである。【選択図】図9