SENSOR DEVICE, SENSOR MODULE AND PRESSURE SENSITIVE DETECTION METHOD

To solve a problem that because a conventional pressure sensitive detection circuit using an FET is significantly influenced by a parasitic capacitance, it is impossible to reduce a size of a sensor device including a pressure sensitive detection circuit.SOLUTION: A sensor device 60 includes: a pres...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: AKAMA HIROSHI, KANEHIRA HIRONORI, KAWAMATA KAZUTO, SATO KATSUNORI
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:To solve a problem that because a conventional pressure sensitive detection circuit using an FET is significantly influenced by a parasitic capacitance, it is impossible to reduce a size of a sensor device including a pressure sensitive detection circuit.SOLUTION: A sensor device 60 includes: a pressure sensitive sensor 30; bipolar transistors 66 and 67 constituting a current mirror circuit; an integration period control signal generating circuit 75 that stops the current mirror circuit in a period in which it is not required to integrate currents from the bipolar transistor 67 in a reference capacitor Cx, and charges a parasitic capacitance Cp before a period in which it is required to integrate currents from the bipolar transistor 67 in the reference capacitor Cx; and an arithmetic circuit 64 that detects a situation, in which the pressure sensitive sensor 30 has been pressed, on the basis of a change in a time taken by a potential of a detection side terminal, which is a junction between the bipolar transistor 67 and the reference capacitor Cx, to reach a predetermined threshold value through charging the reference capacitor Cx.SELECTED DRAWING: Figure 4 【課題】FETを用いた従来の感圧検出回路は、寄生容量の影響が大きいため、感圧検出回路を含むセンサ装置を小型化することができなかった。【解決手段】センサ装置60は、感圧センサ30と、カレントミラー回路を構成するバイポーラトランジスタ66,67と、参照用コンデンサCxにバイポーラトランジスタ67からの電流を積算することが不要な期間に、カレントミラー回路を停止させ、参照用コンデンサCxにバイポーラトランジスタ67からの電流を積算することが必要な期間の前に寄生容量Cpを充電させる積算期間制御信号発生回路75と、参照用コンデンサCxが充電されることにより、バイポーラトランジスタ67と参照用コンデンサCxの接続点である検出側端子の電位が所定の閾値に達するまでの期間の変化に基づいて、感圧センサ30が押圧されたことを検出する演算回路64と、を備える。【選択図】図4