COMPILER PROGRAM, COMPILING METHOD, AND INFORMATION PROCESSING DEVICE FOR COMPILING

To provide a compiler program, a compiling method, and an information processing device for compiling that add a prefetch instruction to a loop that repeats stride access and vectorize the loop.SOLUTION: An information processing device for compiling adds a prefetch instruction for storing access de...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: MUKAI YUTA
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:To provide a compiler program, a compiling method, and an information processing device for compiling that add a prefetch instruction to a loop that repeats stride access and vectorize the loop.SOLUTION: An information processing device for compiling adds a prefetch instruction for storing access destination data of a stride access instruction in a cache memory after a predetermined number of repetitions of a loop in the loop; and adds a conditional statement for executing the prefetch instruction in the loop, and converts a stride access instruction, a conditional statement, and the prefetch instruction in the loop into a vector instruction, when variables are placed with a cache memory cache line size (C), an element length between stride accesses (m), an array element size (Type_Size), and a prefetch instruction prefetch address (x), if a remainder (x% C) when the prefetch address (x) is divided by the cache line size (C) is smaller than an address length between stride access addresses (S) obtained by multiplying the element length between stride accesses (m) by the one element size (Type_Size) ((x% C)