PASTE FOR FORMING RESISTIVE LAYER OF CHIP RESISTOR AND CHIP RESISTOR

To provide a paste for forming a resistive layer for a chip resistor and a chip resistor, which has a resistive layer for which adhesive power is secured to a substrate even when thinned.SOLUTION: A paste for forming a resistive layer of a chip resistor 1000 includes a copper-based alloy powder and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: YUN JANG-SEOK
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YUN JANG-SEOK
description To provide a paste for forming a resistive layer for a chip resistor and a chip resistor, which has a resistive layer for which adhesive power is secured to a substrate even when thinned.SOLUTION: A paste for forming a resistive layer of a chip resistor 1000 includes a copper-based alloy powder and a nickel powder of more than 0 wt% and 10 wt% or less relative to the copper-based alloy powder and does not include glass. The copper-based alloy preferably contains copper-manganese-tin (Cu-Mn-Sn). A diameter of the nickel powder is preferably 300 nm or less.SELECTED DRAWING: Figure 2 【課題】薄型化されても基板との接着力が確保された抵抗層を有する、チップ抵抗器の抵抗層形成用ペースト、及びチップ抵抗器を提供する。【解決手段】チップ抵抗器1000の抵抗層形成用ペーストは、銅系合金粉末と、銅系合金粉末対比0wt%超過10wt%以下のニッケル粉末とを含み、ガラスを含まない。銅系合金は、銅−マンガン−錫(Cu−Mn−Sn)を含むことが好ましい。ニッケル粉末の直径は、300nm以下であることが好ましい。【選択図】図2
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2019102795A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2019102795A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2019102795A3</originalsourceid><addsrcrecordid>eNrjZHAJcAwOcVVw8w8CYV9PP3eFINdgz-AQzzBXBR_HSNcgBX83BWcPzwCoOFCho58LqggPA2taYk5xKi-U5mZQcnMNcfbQTS3Ij08tLkhMTs1LLYn3CjAyMLQ0NDAytzR1NCZKEQCuWCw-</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PASTE FOR FORMING RESISTIVE LAYER OF CHIP RESISTOR AND CHIP RESISTOR</title><source>esp@cenet</source><creator>YUN JANG-SEOK</creator><creatorcontrib>YUN JANG-SEOK</creatorcontrib><description>To provide a paste for forming a resistive layer for a chip resistor and a chip resistor, which has a resistive layer for which adhesive power is secured to a substrate even when thinned.SOLUTION: A paste for forming a resistive layer of a chip resistor 1000 includes a copper-based alloy powder and a nickel powder of more than 0 wt% and 10 wt% or less relative to the copper-based alloy powder and does not include glass. The copper-based alloy preferably contains copper-manganese-tin (Cu-Mn-Sn). A diameter of the nickel powder is preferably 300 nm or less.SELECTED DRAWING: Figure 2 【課題】薄型化されても基板との接着力が確保された抵抗層を有する、チップ抵抗器の抵抗層形成用ペースト、及びチップ抵抗器を提供する。【解決手段】チップ抵抗器1000の抵抗層形成用ペーストは、銅系合金粉末と、銅系合金粉末対比0wt%超過10wt%以下のニッケル粉末とを含み、ガラスを含まない。銅系合金は、銅−マンガン−錫(Cu−Mn−Sn)を含むことが好ましい。ニッケル粉末の直径は、300nm以下であることが好ましい。【選択図】図2</description><language>eng ; jpn</language><subject>BASIC ELECTRIC ELEMENTS ; CABLES ; CONDUCTORS ; ELECTRICITY ; INSULATORS ; RESISTORS ; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190624&amp;DB=EPODOC&amp;CC=JP&amp;NR=2019102795A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190624&amp;DB=EPODOC&amp;CC=JP&amp;NR=2019102795A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YUN JANG-SEOK</creatorcontrib><title>PASTE FOR FORMING RESISTIVE LAYER OF CHIP RESISTOR AND CHIP RESISTOR</title><description>To provide a paste for forming a resistive layer for a chip resistor and a chip resistor, which has a resistive layer for which adhesive power is secured to a substrate even when thinned.SOLUTION: A paste for forming a resistive layer of a chip resistor 1000 includes a copper-based alloy powder and a nickel powder of more than 0 wt% and 10 wt% or less relative to the copper-based alloy powder and does not include glass. The copper-based alloy preferably contains copper-manganese-tin (Cu-Mn-Sn). A diameter of the nickel powder is preferably 300 nm or less.SELECTED DRAWING: Figure 2 【課題】薄型化されても基板との接着力が確保された抵抗層を有する、チップ抵抗器の抵抗層形成用ペースト、及びチップ抵抗器を提供する。【解決手段】チップ抵抗器1000の抵抗層形成用ペーストは、銅系合金粉末と、銅系合金粉末対比0wt%超過10wt%以下のニッケル粉末とを含み、ガラスを含まない。銅系合金は、銅−マンガン−錫(Cu−Mn−Sn)を含むことが好ましい。ニッケル粉末の直径は、300nm以下であることが好ましい。【選択図】図2</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CABLES</subject><subject>CONDUCTORS</subject><subject>ELECTRICITY</subject><subject>INSULATORS</subject><subject>RESISTORS</subject><subject>SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAJcAwOcVVw8w8CYV9PP3eFINdgz-AQzzBXBR_HSNcgBX83BWcPzwCoOFCho58LqggPA2taYk5xKi-U5mZQcnMNcfbQTS3Ij08tLkhMTs1LLYn3CjAyMLQ0NDAytzR1NCZKEQCuWCw-</recordid><startdate>20190624</startdate><enddate>20190624</enddate><creator>YUN JANG-SEOK</creator><scope>EVB</scope></search><sort><creationdate>20190624</creationdate><title>PASTE FOR FORMING RESISTIVE LAYER OF CHIP RESISTOR AND CHIP RESISTOR</title><author>YUN JANG-SEOK</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2019102795A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; jpn</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CABLES</topic><topic>CONDUCTORS</topic><topic>ELECTRICITY</topic><topic>INSULATORS</topic><topic>RESISTORS</topic><topic>SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES</topic><toplevel>online_resources</toplevel><creatorcontrib>YUN JANG-SEOK</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YUN JANG-SEOK</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PASTE FOR FORMING RESISTIVE LAYER OF CHIP RESISTOR AND CHIP RESISTOR</title><date>2019-06-24</date><risdate>2019</risdate><abstract>To provide a paste for forming a resistive layer for a chip resistor and a chip resistor, which has a resistive layer for which adhesive power is secured to a substrate even when thinned.SOLUTION: A paste for forming a resistive layer of a chip resistor 1000 includes a copper-based alloy powder and a nickel powder of more than 0 wt% and 10 wt% or less relative to the copper-based alloy powder and does not include glass. The copper-based alloy preferably contains copper-manganese-tin (Cu-Mn-Sn). A diameter of the nickel powder is preferably 300 nm or less.SELECTED DRAWING: Figure 2 【課題】薄型化されても基板との接着力が確保された抵抗層を有する、チップ抵抗器の抵抗層形成用ペースト、及びチップ抵抗器を提供する。【解決手段】チップ抵抗器1000の抵抗層形成用ペーストは、銅系合金粉末と、銅系合金粉末対比0wt%超過10wt%以下のニッケル粉末とを含み、ガラスを含まない。銅系合金は、銅−マンガン−錫(Cu−Mn−Sn)を含むことが好ましい。ニッケル粉末の直径は、300nm以下であることが好ましい。【選択図】図2</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; jpn
recordid cdi_epo_espacenet_JP2019102795A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CABLES
CONDUCTORS
ELECTRICITY
INSULATORS
RESISTORS
SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES
title PASTE FOR FORMING RESISTIVE LAYER OF CHIP RESISTOR AND CHIP RESISTOR
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T14%3A16%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YUN%20JANG-SEOK&rft.date=2019-06-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2019102795A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true