SEMICONDUCTOR DEVICE AND POWER AMPLIFIER CIRCUIT

PROBLEM TO BE SOLVED: To provide a semiconductor device capable of improving the reliability while maintaining a high power addition efficiency both at low output power and at high output power.SOLUTION: A semiconductor device 100A comprises: a semiconductor substrate 1 that has first and second pri...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YOSHIDA SHIGERU, OBE ISAO, IDENO KAORU
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a semiconductor device capable of improving the reliability while maintaining a high power addition efficiency both at low output power and at high output power.SOLUTION: A semiconductor device 100A comprises: a semiconductor substrate 1 that has first and second principal surfaces opposed to each other; a first bipolar transistor Q1 formed on the first principal surface side of the semiconductor substrate, and that has a first emitter layer 5a; and a second bipolar transistor Q2 formed on the first principal surface side of the semiconductor substrate, and that has a second emitter layer 5b, and an emitter ballast resistive layer 8 laminated in a normal line direction of the first principal surface from the second emitter layer.SELECTED DRAWING: Figure 2 【課題】低出力電力時及び高出力電力時の双方において高い電力付加効率を維持しつつ信頼性が向上する半導体装置を提供する。【解決手段】半導体装置100Aは、対向する第1及び第2主面を有する半導体基板1と、半導体基板の第1主面側に形成され、第1エミッタ層5aを有する第1バイポーラトランジスタQ1と、半導体基板の第1主面側に形成され、第2エミッタ層5bと、当該第2エミッタ層より第1主面の法線方向に積層されたエミッタバラスト抵抗層8と、を有する第2バイポーラトランジスタQ2と、を備える。【選択図】図2