SEMICONDUCTOR DEVICE MANUFACTURING METHOD

PROBLEM TO BE SOLVED: To provide a semiconductor device manufacturing method which can remove deposited Cu while leaving a resist.SOLUTION: A semiconductor device manufacturing method comprises the steps of: depositing a first metal film 101a composing a lower pad layer 101, a second metal film 102a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: INAGAKI YUUKI, NODA MICHITAKA, SAWADA KOICHI
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a semiconductor device manufacturing method which can remove deposited Cu while leaving a resist.SOLUTION: A semiconductor device manufacturing method comprises the steps of: depositing a first metal film 101a composing a lower pad layer 101, a second metal film 102a composing a hard layer 102 and a third metal film 103a composing an upper pad layer 103; performing a heat treatment to make the first through third metal films 101a-103a flow; and performing patterning on the first through third metal films 101a-103a. The process of performing patterning comprises: a process of performing anisotropic etching to remove the second and third metal films 102a, 103a and remove Cu 104 deposited in an interface between the first metal film 101a and the second metal film 102a during the heat treatment process and to leave portions of a resist 105 and the first metal film 101a on the side of a substrate 10; and a process of performing isotropic etching to remove the first metal film 101a exposed from the resist 105 while leaving the resist 105.SELECTED DRAWING: Figure 4 【課題】レジストを残しつつ、析出したCuを除去できる半導体装置の製造方法を提供する。【解決手段】下層パッド層101を構成する第1金属膜101a、硬質層102を構成する第2金属膜102a、上層パッド層103を構成する第3金属膜103aを成膜し、熱処理して第1〜第3金属膜101a〜103aを流動させる。そして、第1〜第3金属膜101a〜103aをパターニングしてパターニングする工程では、第2、第3金属膜102a、103aが除去されると共に、熱処理工程の際に第1金属膜101aと第2金属膜102aとの界面に析出するCu104が除去され、レジスト105および第1金属膜101aのうちの基板10側の部分が残るように異方性エッチングを行う工程と、レジスト105を残しつつ、レジスト105から露出している第1金属膜101aを除去する等方性エッチングを行う工程と、を行う。【選択図】図4