METHOD OF MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD, APPARATUS FOR MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD AND ELECTRONIC COMPONENT MOUNT DEVICE

PROBLEM TO BE SOLVED: To provide a method of manufacturing an electronic component mount board, an apparatus for manufacturing an electronic component mount board and an electronic component mount device that enable miniaturization of a board by effectively using a vain area occurring when a half-et...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAKATSUJI HACHIRO, OKAMOTO KENJI
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NAKATSUJI HACHIRO
OKAMOTO KENJI
description PROBLEM TO BE SOLVED: To provide a method of manufacturing an electronic component mount board, an apparatus for manufacturing an electronic component mount board and an electronic component mount device that enable miniaturization of a board by effectively using a vain area occurring when a half-etch mask is used for solder printing.SOLUTION: In an application example in which a half-etch mask type screen mask 10 which is partially different in mask thickness and has a step portion 12 is used for screen printing for solder connection when an electronic component mount board 20 is manufactured, a resistance body R which can be formed by coating resistance body paste R* is disposed in the range corresponding to a print unstable area 10C sandwiching the step portion 12 on a board 3. Accordingly, a mount area which has been conventionally a vain area because an electronic component as a solder-joint target on a board 3 cannot be disposed on the mount area can be effectively used.SELECTED DRAWING: Figure 3 【課題】はんだ印刷にハーフエッチマスクを用いる場合に生じる無駄なエリアを有効に活用して、基板のコンパクト化を図ることができる電子部品実装基板の製造方法及び電子部品実装基板の製造装置並びに電子部品搭載装置を提供する。【解決手段】電子部品実装基板20の製造に際し、はんだ接続用のスクリーン印刷においてマスク厚みが部分的に異なり段差部12を有するハーフエッチマスク形式のスクリーンマスク10を用いる適用例において、基板3において段差部12を挟んだ印刷不安定領域10Cに対応する範囲に,抵抗体ペーストR*の塗布によって形成可能な抵抗体Rを配置する。これにより、従来は基板3においてはんだ接合の対象となる電子部品を配置することができずに無駄なエリアとなっていた実装面を有効に活用することができる。【選択図】図3
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2016025184A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2016025184A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2016025184A3</originalsourceid><addsrcrecordid>eNqVjLsKwkAQANNYiPoPi7VCEh_YrvcwEW_3OPdsQ5CzEg3EL_JLRbAWraaYYYbZ0xmpWANbcEjRopIYatqBORglgalWoNh5JkMCjiPJ224Zg54Beo8BJR7Bcvh_AEj6SwfanGplxtng0l77NPlwlE2tEVXNU3dvUt-153RLj2bvy7xY5-Wq2Cxx8VP0AgL2RpI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD OF MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD, APPARATUS FOR MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD AND ELECTRONIC COMPONENT MOUNT DEVICE</title><source>esp@cenet</source><creator>NAKATSUJI HACHIRO ; OKAMOTO KENJI</creator><creatorcontrib>NAKATSUJI HACHIRO ; OKAMOTO KENJI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a method of manufacturing an electronic component mount board, an apparatus for manufacturing an electronic component mount board and an electronic component mount device that enable miniaturization of a board by effectively using a vain area occurring when a half-etch mask is used for solder printing.SOLUTION: In an application example in which a half-etch mask type screen mask 10 which is partially different in mask thickness and has a step portion 12 is used for screen printing for solder connection when an electronic component mount board 20 is manufactured, a resistance body R which can be formed by coating resistance body paste R* is disposed in the range corresponding to a print unstable area 10C sandwiching the step portion 12 on a board 3. Accordingly, a mount area which has been conventionally a vain area because an electronic component as a solder-joint target on a board 3 cannot be disposed on the mount area can be effectively used.SELECTED DRAWING: Figure 3 【課題】はんだ印刷にハーフエッチマスクを用いる場合に生じる無駄なエリアを有効に活用して、基板のコンパクト化を図ることができる電子部品実装基板の製造方法及び電子部品実装基板の製造装置並びに電子部品搭載装置を提供する。【解決手段】電子部品実装基板20の製造に際し、はんだ接続用のスクリーン印刷においてマスク厚みが部分的に異なり段差部12を有するハーフエッチマスク形式のスクリーンマスク10を用いる適用例において、基板3において段差部12を挟んだ印刷不安定領域10Cに対応する範囲に,抵抗体ペーストR*の塗布によって形成可能な抵抗体Rを配置する。これにより、従来は基板3においてはんだ接合の対象となる電子部品を配置することができずに無駄なエリアとなっていた実装面を有効に活用することができる。【選択図】図3</description><language>eng ; jpn</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160208&amp;DB=EPODOC&amp;CC=JP&amp;NR=2016025184A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160208&amp;DB=EPODOC&amp;CC=JP&amp;NR=2016025184A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAKATSUJI HACHIRO</creatorcontrib><creatorcontrib>OKAMOTO KENJI</creatorcontrib><title>METHOD OF MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD, APPARATUS FOR MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD AND ELECTRONIC COMPONENT MOUNT DEVICE</title><description>PROBLEM TO BE SOLVED: To provide a method of manufacturing an electronic component mount board, an apparatus for manufacturing an electronic component mount board and an electronic component mount device that enable miniaturization of a board by effectively using a vain area occurring when a half-etch mask is used for solder printing.SOLUTION: In an application example in which a half-etch mask type screen mask 10 which is partially different in mask thickness and has a step portion 12 is used for screen printing for solder connection when an electronic component mount board 20 is manufactured, a resistance body R which can be formed by coating resistance body paste R* is disposed in the range corresponding to a print unstable area 10C sandwiching the step portion 12 on a board 3. Accordingly, a mount area which has been conventionally a vain area because an electronic component as a solder-joint target on a board 3 cannot be disposed on the mount area can be effectively used.SELECTED DRAWING: Figure 3 【課題】はんだ印刷にハーフエッチマスクを用いる場合に生じる無駄なエリアを有効に活用して、基板のコンパクト化を図ることができる電子部品実装基板の製造方法及び電子部品実装基板の製造装置並びに電子部品搭載装置を提供する。【解決手段】電子部品実装基板20の製造に際し、はんだ接続用のスクリーン印刷においてマスク厚みが部分的に異なり段差部12を有するハーフエッチマスク形式のスクリーンマスク10を用いる適用例において、基板3において段差部12を挟んだ印刷不安定領域10Cに対応する範囲に,抵抗体ペーストR*の塗布によって形成可能な抵抗体Rを配置する。これにより、従来は基板3においてはんだ接合の対象となる電子部品を配置することができずに無駄なエリアとなっていた実装面を有効に活用することができる。【選択図】図3</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqVjLsKwkAQANNYiPoPi7VCEh_YrvcwEW_3OPdsQ5CzEg3EL_JLRbAWraaYYYbZ0xmpWANbcEjRopIYatqBORglgalWoNh5JkMCjiPJ224Zg54Beo8BJR7Bcvh_AEj6SwfanGplxtng0l77NPlwlE2tEVXNU3dvUt-153RLj2bvy7xY5-Wq2Cxx8VP0AgL2RpI</recordid><startdate>20160208</startdate><enddate>20160208</enddate><creator>NAKATSUJI HACHIRO</creator><creator>OKAMOTO KENJI</creator><scope>EVB</scope></search><sort><creationdate>20160208</creationdate><title>METHOD OF MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD, APPARATUS FOR MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD AND ELECTRONIC COMPONENT MOUNT DEVICE</title><author>NAKATSUJI HACHIRO ; OKAMOTO KENJI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2016025184A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; jpn</language><creationdate>2016</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>NAKATSUJI HACHIRO</creatorcontrib><creatorcontrib>OKAMOTO KENJI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAKATSUJI HACHIRO</au><au>OKAMOTO KENJI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD OF MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD, APPARATUS FOR MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD AND ELECTRONIC COMPONENT MOUNT DEVICE</title><date>2016-02-08</date><risdate>2016</risdate><abstract>PROBLEM TO BE SOLVED: To provide a method of manufacturing an electronic component mount board, an apparatus for manufacturing an electronic component mount board and an electronic component mount device that enable miniaturization of a board by effectively using a vain area occurring when a half-etch mask is used for solder printing.SOLUTION: In an application example in which a half-etch mask type screen mask 10 which is partially different in mask thickness and has a step portion 12 is used for screen printing for solder connection when an electronic component mount board 20 is manufactured, a resistance body R which can be formed by coating resistance body paste R* is disposed in the range corresponding to a print unstable area 10C sandwiching the step portion 12 on a board 3. Accordingly, a mount area which has been conventionally a vain area because an electronic component as a solder-joint target on a board 3 cannot be disposed on the mount area can be effectively used.SELECTED DRAWING: Figure 3 【課題】はんだ印刷にハーフエッチマスクを用いる場合に生じる無駄なエリアを有効に活用して、基板のコンパクト化を図ることができる電子部品実装基板の製造方法及び電子部品実装基板の製造装置並びに電子部品搭載装置を提供する。【解決手段】電子部品実装基板20の製造に際し、はんだ接続用のスクリーン印刷においてマスク厚みが部分的に異なり段差部12を有するハーフエッチマスク形式のスクリーンマスク10を用いる適用例において、基板3において段差部12を挟んだ印刷不安定領域10Cに対応する範囲に,抵抗体ペーストR*の塗布によって形成可能な抵抗体Rを配置する。これにより、従来は基板3においてはんだ接合の対象となる電子部品を配置することができずに無駄なエリアとなっていた実装面を有効に活用することができる。【選択図】図3</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; jpn
recordid cdi_epo_espacenet_JP2016025184A
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
title METHOD OF MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD, APPARATUS FOR MANUFACTURING ELECTRONIC COMPONENT MOUNTING BOARD AND ELECTRONIC COMPONENT MOUNT DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T05%3A25%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAKATSUJI%20HACHIRO&rft.date=2016-02-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2016025184A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true