GAME MACHINE

PROBLEM TO BE SOLVED: To provide a game machine in which a configuration for generating random number is successfully prevented from becoming complicated.SOLUTION: A main control CPU acquires random number values updated by a random number generation circuit from the random number generation circuit...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SAKAMAKI TATSURO, NAKAJIMA TAKEHIRO, HORIIKE YUTA, HARA NORIFUMI, KOIWA TATSUAKI, KUSAMA YUHEI, CHINEN KANAME, TAKEZAWA KATSUHIKO, NAGAMURA SHINYA, ANPO SHINGO, HASHIMOTO TATSUAKI, KAWAKITA YUDAI, ITO SATOSHI, OSHIMA KENJI, SUGIZAKI MASANORI, KOMATSUBARA HISASHI, SHIMADA KEISHI, MIKI SHINICHI, SHIMIZU MASAYUKI, KIRIKAE HIDEYUKI, MIYAZAKI TAKEFUMI, OKUZONO KOTA, KII MASAYOSHI, YAMAMOTO YOICHI, SASAOKA KENJI, NAKAZAWA KAZUHITO, SHIMADA KOKI
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a game machine in which a configuration for generating random number is successfully prevented from becoming complicated.SOLUTION: A main control CPU acquires random number values updated by a random number generation circuit from the random number generation circuit for random numbers to be used in different types of determinations such as for a winning determination random number and for a normal winning determination random number respectively at a different timing. Also, each random number generation circuit Rs1 to Rs4 updates its random number value in an update cycle shorter than a shortest time required for the time starting from when the main control CPU acquired a value as a random number from either one of the random number generation circuits till on a next time a value is acquired as a random number from either one of the random number generation circuits. 【課題】乱数を生成するための構成が複雑化することを抑制できる遊技機を提供すること。【解決手段】主制御用CPUは、1つの乱数生成回路から、該乱数生成回路が更新する乱数値を、当り判定用乱数や普通当り判定用乱数など異なる種類の判定に用いる乱数としてそれぞれ異なるタイミングで取得する。また、各乱数生成回路Rs1〜Rs4は、主制御用CPUが何れかの1つの乱数生成回路から値を乱数として取得したときから、次に何れかの乱数生成回路から値を乱数として取得するときまでの最短時間よりも短い時間の更新周期で乱数値を更新する。【選択図】図6