SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME

PROBLEM TO BE SOLVED: To provide a semiconductor device which uses SiC and has low on-resistance and achieves a stable withstand voltage at a high temperature; and provide a manufacturing method of the semiconductor device.SOLUTION: A semiconductor device of the present embodiment comprises: an SiC...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KATAUE TAKAHARU, DEGUCHI TADAYOSHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KATAUE TAKAHARU
DEGUCHI TADAYOSHI
description PROBLEM TO BE SOLVED: To provide a semiconductor device which uses SiC and has low on-resistance and achieves a stable withstand voltage at a high temperature; and provide a manufacturing method of the semiconductor device.SOLUTION: A semiconductor device of the present embodiment comprises: an SiC substrate 2; an SiC drift layer 4 arranged on the SiC substrate; an SiC well region 5 formed on a partial surface of the SiC drift layer 4; a first high-concentration well region 5a which is formed on a partial surface of the SiC drift layer 4 and has an impurity concentration higher than that of the SiC well region 5 and which is arranged between the SiC well region 5 and the SiC drift layer 4; an SiC source region 6 formed on a partial surface of the SiC well region 5; an SiC base region 8 arranged adjacent to the SiC source region 6, the SiC well region 5 and the first SiC high-concentration well region 5a so as to be electrically connected with the first SiC high-concentration well region 5a; a gate insulation film 9; a gate electrode 10; an interlayer insulation film 20; a first electrode 21; and a second electrode 22.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2014170886A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2014170886A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2014170886A3</originalsourceid><addsrcrecordid>eNrjZLAMdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HX0C3VzdA4JDfL0c1fwdQ3x8HdR8HdTCPFwVQh29HXlYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBoYmhuYGFhZmjsZEKQIA0pApEQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME</title><source>esp@cenet</source><creator>KATAUE TAKAHARU ; DEGUCHI TADAYOSHI</creator><creatorcontrib>KATAUE TAKAHARU ; DEGUCHI TADAYOSHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a semiconductor device which uses SiC and has low on-resistance and achieves a stable withstand voltage at a high temperature; and provide a manufacturing method of the semiconductor device.SOLUTION: A semiconductor device of the present embodiment comprises: an SiC substrate 2; an SiC drift layer 4 arranged on the SiC substrate; an SiC well region 5 formed on a partial surface of the SiC drift layer 4; a first high-concentration well region 5a which is formed on a partial surface of the SiC drift layer 4 and has an impurity concentration higher than that of the SiC well region 5 and which is arranged between the SiC well region 5 and the SiC drift layer 4; an SiC source region 6 formed on a partial surface of the SiC well region 5; an SiC base region 8 arranged adjacent to the SiC source region 6, the SiC well region 5 and the first SiC high-concentration well region 5a so as to be electrically connected with the first SiC high-concentration well region 5a; a gate insulation film 9; a gate electrode 10; an interlayer insulation film 20; a first electrode 21; and a second electrode 22.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140918&amp;DB=EPODOC&amp;CC=JP&amp;NR=2014170886A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140918&amp;DB=EPODOC&amp;CC=JP&amp;NR=2014170886A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KATAUE TAKAHARU</creatorcontrib><creatorcontrib>DEGUCHI TADAYOSHI</creatorcontrib><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME</title><description>PROBLEM TO BE SOLVED: To provide a semiconductor device which uses SiC and has low on-resistance and achieves a stable withstand voltage at a high temperature; and provide a manufacturing method of the semiconductor device.SOLUTION: A semiconductor device of the present embodiment comprises: an SiC substrate 2; an SiC drift layer 4 arranged on the SiC substrate; an SiC well region 5 formed on a partial surface of the SiC drift layer 4; a first high-concentration well region 5a which is formed on a partial surface of the SiC drift layer 4 and has an impurity concentration higher than that of the SiC well region 5 and which is arranged between the SiC well region 5 and the SiC drift layer 4; an SiC source region 6 formed on a partial surface of the SiC well region 5; an SiC base region 8 arranged adjacent to the SiC source region 6, the SiC well region 5 and the first SiC high-concentration well region 5a so as to be electrically connected with the first SiC high-concentration well region 5a; a gate insulation film 9; a gate electrode 10; an interlayer insulation film 20; a first electrode 21; and a second electrode 22.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAMdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HX0C3VzdA4JDfL0c1fwdQ3x8HdR8HdTCPFwVQh29HXlYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBoYmhuYGFhZmjsZEKQIA0pApEQ</recordid><startdate>20140918</startdate><enddate>20140918</enddate><creator>KATAUE TAKAHARU</creator><creator>DEGUCHI TADAYOSHI</creator><scope>EVB</scope></search><sort><creationdate>20140918</creationdate><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME</title><author>KATAUE TAKAHARU ; DEGUCHI TADAYOSHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2014170886A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KATAUE TAKAHARU</creatorcontrib><creatorcontrib>DEGUCHI TADAYOSHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KATAUE TAKAHARU</au><au>DEGUCHI TADAYOSHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME</title><date>2014-09-18</date><risdate>2014</risdate><abstract>PROBLEM TO BE SOLVED: To provide a semiconductor device which uses SiC and has low on-resistance and achieves a stable withstand voltage at a high temperature; and provide a manufacturing method of the semiconductor device.SOLUTION: A semiconductor device of the present embodiment comprises: an SiC substrate 2; an SiC drift layer 4 arranged on the SiC substrate; an SiC well region 5 formed on a partial surface of the SiC drift layer 4; a first high-concentration well region 5a which is formed on a partial surface of the SiC drift layer 4 and has an impurity concentration higher than that of the SiC well region 5 and which is arranged between the SiC well region 5 and the SiC drift layer 4; an SiC source region 6 formed on a partial surface of the SiC well region 5; an SiC base region 8 arranged adjacent to the SiC source region 6, the SiC well region 5 and the first SiC high-concentration well region 5a so as to be electrically connected with the first SiC high-concentration well region 5a; a gate insulation film 9; a gate electrode 10; an interlayer insulation film 20; a first electrode 21; and a second electrode 22.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2014170886A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T04%3A02%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KATAUE%20TAKAHARU&rft.date=2014-09-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2014170886A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true