SEMICONDUCTOR INTEGRATED CIRCUIT AND DATA TRANSFER METHOD

PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit which improves resistance against power analysis attack with less circuit change from an existing semiconductor integrated circuit and with less random number bit and without deteriorating a transfer performance.SOLUTION: A semicond...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: SAEKI MINORU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit which improves resistance against power analysis attack with less circuit change from an existing semiconductor integrated circuit and with less random number bit and without deteriorating a transfer performance.SOLUTION: A semiconductor integrated circuit 1 of the present embodiment comprises inversion control parts 6 which are provided at input/output ends of a CPU 3, memory units 4A, 4B and a cryptographic coprocessor 5. In the semiconductor integrated circuit 1, confidential information data is inverted at random depending on random number bit output from a random number generation unit 7 at the time of data transfer.