ARRANGEMENT STRUCTURE IN MAGNETORESISTIVE MEMORY DEVICE
PROBLEM TO BE SOLVED: To provide an arrangement structure in a magnetoresistive memory device.SOLUTION: A semiconductor memory device includes a column decoder, a plurality of sub-cell blocks, and a bit line selection circuit. The column decoder decodes a column address and drives a column selection...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PROBLEM TO BE SOLVED: To provide an arrangement structure in a magnetoresistive memory device.SOLUTION: A semiconductor memory device includes a column decoder, a plurality of sub-cell blocks, and a bit line selection circuit. The column decoder decodes a column address and drives a column selection signal. Each sub-cell block includes a plurality of bit lines, a plurality of word lines, and a plurality of memory cells connected with the plurality of bit lines and the plurality of word lines. The bit line selection circuit includes a plurality of bit line connection control sections and selects one or more bit lines in response to the column selection signal. Each bit line connection control section connects an individual first bit line with corresponding first and second local input/output lines in response to a first and second column selection signal individually. |
---|