SEMICONDUCTOR MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME
PROBLEM TO BE SOLVED: To provide a semiconductor memory element capable of improving electrical characteristics while reducing the physical size.SOLUTION: A gate stack 20 provided on a substrate 100 has mold insulating films 110 and gates 160 that are alternately stacked, and forms a channel hole 10...
Gespeichert in:
Hauptverfasser: | , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | YI JAE-GU JANG BYONG-HYUN KIM CHAEHO KIM JU-HYUNG NAM PHIL OUK LEE WOONKYUNG YANG JUNKYU HWANG KI-HYUN AHN JAE YOUNG |
description | PROBLEM TO BE SOLVED: To provide a semiconductor memory element capable of improving electrical characteristics while reducing the physical size.SOLUTION: A gate stack 20 provided on a substrate 100 has mold insulating films 110 and gates 160 that are alternately stacked, and forms a channel hole 102 exposing an epitaxial film 130 formed on a top surface 100s of the substrate 100 to the outside. In the channel hole 102, a vertical channel 150 electrically connecting the substrate 100 and a bit line, and a gate insulating film stack 140 holding data by the voltage difference between the gate 160 and the vertical channel 150 are formed. A top surface 130s of the epitaxial film 130 is formed on the same plane as the top surface 100s of the substrate 100. For this reason, a current path P is formed between a common source 108s and the vertical channel 150, thereby improving the electrical characteristics of the semiconductor memory element. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2014033201A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2014033201A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2014033201A3</originalsourceid><addsrcrecordid>eNrjZHAMdvX1dPb3cwl1DvEPUvB19fUPilRw9XH1dfULUXD0cwEKhXj4uyj4uyn4OvqFujk6h4QGefq5K4R4uCoEO_q68jCwpiXmFKfyQmluBiU31xBnD93Ugvz41OKCxOTUvNSSeK8AIwNDEwNjYyDlaEyUIgAxxStC</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME</title><source>esp@cenet</source><creator>YI JAE-GU ; JANG BYONG-HYUN ; KIM CHAEHO ; KIM JU-HYUNG ; NAM PHIL OUK ; LEE WOONKYUNG ; YANG JUNKYU ; HWANG KI-HYUN ; AHN JAE YOUNG</creator><creatorcontrib>YI JAE-GU ; JANG BYONG-HYUN ; KIM CHAEHO ; KIM JU-HYUNG ; NAM PHIL OUK ; LEE WOONKYUNG ; YANG JUNKYU ; HWANG KI-HYUN ; AHN JAE YOUNG</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a semiconductor memory element capable of improving electrical characteristics while reducing the physical size.SOLUTION: A gate stack 20 provided on a substrate 100 has mold insulating films 110 and gates 160 that are alternately stacked, and forms a channel hole 102 exposing an epitaxial film 130 formed on a top surface 100s of the substrate 100 to the outside. In the channel hole 102, a vertical channel 150 electrically connecting the substrate 100 and a bit line, and a gate insulating film stack 140 holding data by the voltage difference between the gate 160 and the vertical channel 150 are formed. A top surface 130s of the epitaxial film 130 is formed on the same plane as the top surface 100s of the substrate 100. For this reason, a current path P is formed between a common source 108s and the vertical channel 150, thereby improving the electrical characteristics of the semiconductor memory element.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140220&DB=EPODOC&CC=JP&NR=2014033201A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140220&DB=EPODOC&CC=JP&NR=2014033201A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YI JAE-GU</creatorcontrib><creatorcontrib>JANG BYONG-HYUN</creatorcontrib><creatorcontrib>KIM CHAEHO</creatorcontrib><creatorcontrib>KIM JU-HYUNG</creatorcontrib><creatorcontrib>NAM PHIL OUK</creatorcontrib><creatorcontrib>LEE WOONKYUNG</creatorcontrib><creatorcontrib>YANG JUNKYU</creatorcontrib><creatorcontrib>HWANG KI-HYUN</creatorcontrib><creatorcontrib>AHN JAE YOUNG</creatorcontrib><title>SEMICONDUCTOR MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME</title><description>PROBLEM TO BE SOLVED: To provide a semiconductor memory element capable of improving electrical characteristics while reducing the physical size.SOLUTION: A gate stack 20 provided on a substrate 100 has mold insulating films 110 and gates 160 that are alternately stacked, and forms a channel hole 102 exposing an epitaxial film 130 formed on a top surface 100s of the substrate 100 to the outside. In the channel hole 102, a vertical channel 150 electrically connecting the substrate 100 and a bit line, and a gate insulating film stack 140 holding data by the voltage difference between the gate 160 and the vertical channel 150 are formed. A top surface 130s of the epitaxial film 130 is formed on the same plane as the top surface 100s of the substrate 100. For this reason, a current path P is formed between a common source 108s and the vertical channel 150, thereby improving the electrical characteristics of the semiconductor memory element.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAMdvX1dPb3cwl1DvEPUvB19fUPilRw9XH1dfULUXD0cwEKhXj4uyj4uyn4OvqFujk6h4QGefq5K4R4uCoEO_q68jCwpiXmFKfyQmluBiU31xBnD93Ugvz41OKCxOTUvNSSeK8AIwNDEwNjYyDlaEyUIgAxxStC</recordid><startdate>20140220</startdate><enddate>20140220</enddate><creator>YI JAE-GU</creator><creator>JANG BYONG-HYUN</creator><creator>KIM CHAEHO</creator><creator>KIM JU-HYUNG</creator><creator>NAM PHIL OUK</creator><creator>LEE WOONKYUNG</creator><creator>YANG JUNKYU</creator><creator>HWANG KI-HYUN</creator><creator>AHN JAE YOUNG</creator><scope>EVB</scope></search><sort><creationdate>20140220</creationdate><title>SEMICONDUCTOR MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME</title><author>YI JAE-GU ; JANG BYONG-HYUN ; KIM CHAEHO ; KIM JU-HYUNG ; NAM PHIL OUK ; LEE WOONKYUNG ; YANG JUNKYU ; HWANG KI-HYUN ; AHN JAE YOUNG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2014033201A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YI JAE-GU</creatorcontrib><creatorcontrib>JANG BYONG-HYUN</creatorcontrib><creatorcontrib>KIM CHAEHO</creatorcontrib><creatorcontrib>KIM JU-HYUNG</creatorcontrib><creatorcontrib>NAM PHIL OUK</creatorcontrib><creatorcontrib>LEE WOONKYUNG</creatorcontrib><creatorcontrib>YANG JUNKYU</creatorcontrib><creatorcontrib>HWANG KI-HYUN</creatorcontrib><creatorcontrib>AHN JAE YOUNG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YI JAE-GU</au><au>JANG BYONG-HYUN</au><au>KIM CHAEHO</au><au>KIM JU-HYUNG</au><au>NAM PHIL OUK</au><au>LEE WOONKYUNG</au><au>YANG JUNKYU</au><au>HWANG KI-HYUN</au><au>AHN JAE YOUNG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME</title><date>2014-02-20</date><risdate>2014</risdate><abstract>PROBLEM TO BE SOLVED: To provide a semiconductor memory element capable of improving electrical characteristics while reducing the physical size.SOLUTION: A gate stack 20 provided on a substrate 100 has mold insulating films 110 and gates 160 that are alternately stacked, and forms a channel hole 102 exposing an epitaxial film 130 formed on a top surface 100s of the substrate 100 to the outside. In the channel hole 102, a vertical channel 150 electrically connecting the substrate 100 and a bit line, and a gate insulating film stack 140 holding data by the voltage difference between the gate 160 and the vertical channel 150 are formed. A top surface 130s of the epitaxial film 130 is formed on the same plane as the top surface 100s of the substrate 100. For this reason, a current path P is formed between a common source 108s and the vertical channel 150, thereby improving the electrical characteristics of the semiconductor memory element.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JP2014033201A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | SEMICONDUCTOR MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T14%3A04%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YI%20JAE-GU&rft.date=2014-02-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2014033201A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |