IMAGE FORMING APPARATUS

PROBLEM TO BE SOLVED: To provide an image forming apparatus capable of preventing failure of a central processor.SOLUTION: An image forming apparatus 1 includes an ASIC 10 for performing various processings. A power management device 100 includes: a switching control circuit 121 for supplying voltag...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ARIMOTO HIDEKI, KUBO ISAO, KONDO HIDENAGA, MORITA KYOICHI, IKENO TAKAHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ARIMOTO HIDEKI
KUBO ISAO
KONDO HIDENAGA
MORITA KYOICHI
IKENO TAKAHIRO
description PROBLEM TO BE SOLVED: To provide an image forming apparatus capable of preventing failure of a central processor.SOLUTION: An image forming apparatus 1 includes an ASIC 10 for performing various processings. A power management device 100 includes: a switching control circuit 121 for supplying voltage V1; and a switching control circuit 122 for supplying voltage V4. The voltage V1 is supplied to the power management device 200. The power management device 200 includes: a switching control circuit 221 for supplying voltage V2; an overvoltage/undervoltage detection circuit 224 for stopping the switching control circuit 221 when the failure of the power management device 200 is detected; and an output voltage monitoring circuit 291 for monitoring whether or not the voltage V2 is smaller than the first predetermined value PV1. The voltage V2 is supplied to the ASIC 10. The switching control circuit 122 stops the control of a switching regulator SR12 when receiving a signal P_GOOD2 for showing the voltage V2 is smaller than the first predetermined value PV1.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2013208765A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2013208765A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2013208765A3</originalsourceid><addsrcrecordid>eNrjZBD39HV0d1Vw8w_y9fRzV3AMCHAMcgwJDeZhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGhsZGBhbmZqaOxkQpAgAN4B_c</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>IMAGE FORMING APPARATUS</title><source>esp@cenet</source><creator>ARIMOTO HIDEKI ; KUBO ISAO ; KONDO HIDENAGA ; MORITA KYOICHI ; IKENO TAKAHIRO</creator><creatorcontrib>ARIMOTO HIDEKI ; KUBO ISAO ; KONDO HIDENAGA ; MORITA KYOICHI ; IKENO TAKAHIRO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide an image forming apparatus capable of preventing failure of a central processor.SOLUTION: An image forming apparatus 1 includes an ASIC 10 for performing various processings. A power management device 100 includes: a switching control circuit 121 for supplying voltage V1; and a switching control circuit 122 for supplying voltage V4. The voltage V1 is supplied to the power management device 200. The power management device 200 includes: a switching control circuit 221 for supplying voltage V2; an overvoltage/undervoltage detection circuit 224 for stopping the switching control circuit 221 when the failure of the power management device 200 is detected; and an output voltage monitoring circuit 291 for monitoring whether or not the voltage V2 is smaller than the first predetermined value PV1. The voltage V2 is supplied to the ASIC 10. The switching control circuit 122 stops the control of a switching regulator SR12 when receiving a signal P_GOOD2 for showing the voltage V2 is smaller than the first predetermined value PV1.</description><language>eng</language><subject>CINEMATOGRAPHY ; CORRECTION OF TYPOGRAPHICAL ERRORS ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; ELECTROGRAPHY ; ELECTROPHOTOGRAPHY ; HOLOGRAPHY ; i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME ; LINING MACHINES ; MAGNETOGRAPHY ; PERFORMING OPERATIONS ; PHOTOGRAPHY ; PHYSICS ; PICTORIAL COMMUNICATION, e.g. TELEVISION ; PRINTING ; SELECTIVE PRINTING MECHANISMS ; STAMPS ; TRANSPORTING ; TYPEWRITERS</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20131010&amp;DB=EPODOC&amp;CC=JP&amp;NR=2013208765A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20131010&amp;DB=EPODOC&amp;CC=JP&amp;NR=2013208765A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ARIMOTO HIDEKI</creatorcontrib><creatorcontrib>KUBO ISAO</creatorcontrib><creatorcontrib>KONDO HIDENAGA</creatorcontrib><creatorcontrib>MORITA KYOICHI</creatorcontrib><creatorcontrib>IKENO TAKAHIRO</creatorcontrib><title>IMAGE FORMING APPARATUS</title><description>PROBLEM TO BE SOLVED: To provide an image forming apparatus capable of preventing failure of a central processor.SOLUTION: An image forming apparatus 1 includes an ASIC 10 for performing various processings. A power management device 100 includes: a switching control circuit 121 for supplying voltage V1; and a switching control circuit 122 for supplying voltage V4. The voltage V1 is supplied to the power management device 200. The power management device 200 includes: a switching control circuit 221 for supplying voltage V2; an overvoltage/undervoltage detection circuit 224 for stopping the switching control circuit 221 when the failure of the power management device 200 is detected; and an output voltage monitoring circuit 291 for monitoring whether or not the voltage V2 is smaller than the first predetermined value PV1. The voltage V2 is supplied to the ASIC 10. The switching control circuit 122 stops the control of a switching regulator SR12 when receiving a signal P_GOOD2 for showing the voltage V2 is smaller than the first predetermined value PV1.</description><subject>CINEMATOGRAPHY</subject><subject>CORRECTION OF TYPOGRAPHICAL ERRORS</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>ELECTROGRAPHY</subject><subject>ELECTROPHOTOGRAPHY</subject><subject>HOLOGRAPHY</subject><subject>i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME</subject><subject>LINING MACHINES</subject><subject>MAGNETOGRAPHY</subject><subject>PERFORMING OPERATIONS</subject><subject>PHOTOGRAPHY</subject><subject>PHYSICS</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><subject>PRINTING</subject><subject>SELECTIVE PRINTING MECHANISMS</subject><subject>STAMPS</subject><subject>TRANSPORTING</subject><subject>TYPEWRITERS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBD39HV0d1Vw8w_y9fRzV3AMCHAMcgwJDeZhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGhsZGBhbmZqaOxkQpAgAN4B_c</recordid><startdate>20131010</startdate><enddate>20131010</enddate><creator>ARIMOTO HIDEKI</creator><creator>KUBO ISAO</creator><creator>KONDO HIDENAGA</creator><creator>MORITA KYOICHI</creator><creator>IKENO TAKAHIRO</creator><scope>EVB</scope></search><sort><creationdate>20131010</creationdate><title>IMAGE FORMING APPARATUS</title><author>ARIMOTO HIDEKI ; KUBO ISAO ; KONDO HIDENAGA ; MORITA KYOICHI ; IKENO TAKAHIRO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2013208765A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>CINEMATOGRAPHY</topic><topic>CORRECTION OF TYPOGRAPHICAL ERRORS</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>ELECTROGRAPHY</topic><topic>ELECTROPHOTOGRAPHY</topic><topic>HOLOGRAPHY</topic><topic>i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME</topic><topic>LINING MACHINES</topic><topic>MAGNETOGRAPHY</topic><topic>PERFORMING OPERATIONS</topic><topic>PHOTOGRAPHY</topic><topic>PHYSICS</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><topic>PRINTING</topic><topic>SELECTIVE PRINTING MECHANISMS</topic><topic>STAMPS</topic><topic>TRANSPORTING</topic><topic>TYPEWRITERS</topic><toplevel>online_resources</toplevel><creatorcontrib>ARIMOTO HIDEKI</creatorcontrib><creatorcontrib>KUBO ISAO</creatorcontrib><creatorcontrib>KONDO HIDENAGA</creatorcontrib><creatorcontrib>MORITA KYOICHI</creatorcontrib><creatorcontrib>IKENO TAKAHIRO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ARIMOTO HIDEKI</au><au>KUBO ISAO</au><au>KONDO HIDENAGA</au><au>MORITA KYOICHI</au><au>IKENO TAKAHIRO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>IMAGE FORMING APPARATUS</title><date>2013-10-10</date><risdate>2013</risdate><abstract>PROBLEM TO BE SOLVED: To provide an image forming apparatus capable of preventing failure of a central processor.SOLUTION: An image forming apparatus 1 includes an ASIC 10 for performing various processings. A power management device 100 includes: a switching control circuit 121 for supplying voltage V1; and a switching control circuit 122 for supplying voltage V4. The voltage V1 is supplied to the power management device 200. The power management device 200 includes: a switching control circuit 221 for supplying voltage V2; an overvoltage/undervoltage detection circuit 224 for stopping the switching control circuit 221 when the failure of the power management device 200 is detected; and an output voltage monitoring circuit 291 for monitoring whether or not the voltage V2 is smaller than the first predetermined value PV1. The voltage V2 is supplied to the ASIC 10. The switching control circuit 122 stops the control of a switching regulator SR12 when receiving a signal P_GOOD2 for showing the voltage V2 is smaller than the first predetermined value PV1.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2013208765A
source esp@cenet
subjects CINEMATOGRAPHY
CORRECTION OF TYPOGRAPHICAL ERRORS
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
ELECTROGRAPHY
ELECTROPHOTOGRAPHY
HOLOGRAPHY
i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME
LINING MACHINES
MAGNETOGRAPHY
PERFORMING OPERATIONS
PHOTOGRAPHY
PHYSICS
PICTORIAL COMMUNICATION, e.g. TELEVISION
PRINTING
SELECTIVE PRINTING MECHANISMS
STAMPS
TRANSPORTING
TYPEWRITERS
title IMAGE FORMING APPARATUS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T14%3A41%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ARIMOTO%20HIDEKI&rft.date=2013-10-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2013208765A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true