IMAGE FORMING APPARATUS

PROBLEM TO BE SOLVED: To provide an image forming apparatus capable of preventing failure of a central processor.SOLUTION: An image forming apparatus 1 includes an ASIC 10 for performing various processings. A power management device 100 includes: a switching control circuit 121 for supplying voltag...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	ARIMOTO HIDEKI, KUBO ISAO, KONDO HIDENAGA, MORITA KYOICHI, IKENO TAKAHIRO
Format:	Patent
Sprache:	eng
Schlagworte:	CINEMATOGRAPHY CORRECTION OF TYPOGRAPHICAL ERRORS ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY ELECTROGRAPHY ELECTROPHOTOGRAPHY HOLOGRAPHY i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME LINING MACHINES MAGNETOGRAPHY PERFORMING OPERATIONS PHOTOGRAPHY PHYSICS PICTORIAL COMMUNICATION, e.g. TELEVISION PRINTING SELECTIVE PRINTING MECHANISMS STAMPS TRANSPORTING TYPEWRITERS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	PROBLEM TO BE SOLVED: To provide an image forming apparatus capable of preventing failure of a central processor.SOLUTION: An image forming apparatus 1 includes an ASIC 10 for performing various processings. A power management device 100 includes: a switching control circuit 121 for supplying voltage V1; and a switching control circuit 122 for supplying voltage V4. The voltage V1 is supplied to the power management device 200. The power management device 200 includes: a switching control circuit 221 for supplying voltage V2; an overvoltage/undervoltage detection circuit 224 for stopping the switching control circuit 221 when the failure of the power management device 200 is detected; and an output voltage monitoring circuit 291 for monitoring whether or not the voltage V2 is smaller than the first predetermined value PV1. The voltage V2 is supplied to the ASIC 10. The switching control circuit 122 stops the control of a switching regulator SR12 when receiving a signal P_GOOD2 for showing the voltage V2 is smaller than the first predetermined value PV1.