Cu LAYER FORMATION METHOD AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD

PROBLEM TO BE SOLVED: To provide a Cu film formation method which can tightly bury conductive materials of Cu inside fine recesses and which is optimal for obtaining wiring excellent in conductivity with high productivity.SOLUTION: A Cu layer formation method of an embodiment in which Cu is buried i...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SAKAMOTO YUTA, HAMAGUCHI JUNICHI, IWASAWA HIROAKI, TAKEDA NAOKI, UCHIDA YOHEI, ENDO YOHEI, NAKAMURA SHINYA, KODAIRA SHUJI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SAKAMOTO YUTA
HAMAGUCHI JUNICHI
IWASAWA HIROAKI
TAKEDA NAOKI
UCHIDA YOHEI
ENDO YOHEI
NAKAMURA SHINYA
KODAIRA SHUJI
description PROBLEM TO BE SOLVED: To provide a Cu film formation method which can tightly bury conductive materials of Cu inside fine recesses and which is optimal for obtaining wiring excellent in conductivity with high productivity.SOLUTION: A Cu layer formation method of an embodiment in which Cu is buried in recesses 16 formed on a surface of a workpiece 11, comprises: a first step of forming a Cu film 17 on a surface of the workpiece including inner surfaces of the recesses 16; and a second step of burying Cu in the recesses by flowing the Cu film due to a reflow process. In the middle of the second step, Cu atoms and Cu ions are supplied to the surface of the workpiece.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2013120858A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2013120858A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2013120858A3</originalsourceid><addsrcrecordid>eNrjZHB3LlXwcYx0DVJw8w_ydQzx9PdT8HUN8fB3UXD0c1EIdvX1dPb3cwl1DvEPUnBxDfN0dlXwdfQLdXN0DgkN8vRzh6rmYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBobGhkYGFqYWjsZEKQIATO0tOg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Cu LAYER FORMATION METHOD AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD</title><source>esp@cenet</source><creator>SAKAMOTO YUTA ; HAMAGUCHI JUNICHI ; IWASAWA HIROAKI ; TAKEDA NAOKI ; UCHIDA YOHEI ; ENDO YOHEI ; NAKAMURA SHINYA ; KODAIRA SHUJI</creator><creatorcontrib>SAKAMOTO YUTA ; HAMAGUCHI JUNICHI ; IWASAWA HIROAKI ; TAKEDA NAOKI ; UCHIDA YOHEI ; ENDO YOHEI ; NAKAMURA SHINYA ; KODAIRA SHUJI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a Cu film formation method which can tightly bury conductive materials of Cu inside fine recesses and which is optimal for obtaining wiring excellent in conductivity with high productivity.SOLUTION: A Cu layer formation method of an embodiment in which Cu is buried in recesses 16 formed on a surface of a workpiece 11, comprises: a first step of forming a Cu film 17 on a surface of the workpiece including inner surfaces of the recesses 16; and a second step of burying Cu in the recesses by flowing the Cu film due to a reflow process. In the middle of the second step, Cu atoms and Cu ions are supplied to the surface of the workpiece.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CHEMICAL SURFACE TREATMENT ; CHEMISTRY ; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL ; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL ; COATING MATERIAL WITH METALLIC MATERIAL ; COATING METALLIC MATERIAL ; DIFFUSION TREATMENT OF METALLIC MATERIAL ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL ; METALLURGY ; SEMICONDUCTOR DEVICES ; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130617&amp;DB=EPODOC&amp;CC=JP&amp;NR=2013120858A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130617&amp;DB=EPODOC&amp;CC=JP&amp;NR=2013120858A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SAKAMOTO YUTA</creatorcontrib><creatorcontrib>HAMAGUCHI JUNICHI</creatorcontrib><creatorcontrib>IWASAWA HIROAKI</creatorcontrib><creatorcontrib>TAKEDA NAOKI</creatorcontrib><creatorcontrib>UCHIDA YOHEI</creatorcontrib><creatorcontrib>ENDO YOHEI</creatorcontrib><creatorcontrib>NAKAMURA SHINYA</creatorcontrib><creatorcontrib>KODAIRA SHUJI</creatorcontrib><title>Cu LAYER FORMATION METHOD AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD</title><description>PROBLEM TO BE SOLVED: To provide a Cu film formation method which can tightly bury conductive materials of Cu inside fine recesses and which is optimal for obtaining wiring excellent in conductivity with high productivity.SOLUTION: A Cu layer formation method of an embodiment in which Cu is buried in recesses 16 formed on a surface of a workpiece 11, comprises: a first step of forming a Cu film 17 on a surface of the workpiece including inner surfaces of the recesses 16; and a second step of burying Cu in the recesses by flowing the Cu film due to a reflow process. In the middle of the second step, Cu atoms and Cu ions are supplied to the surface of the workpiece.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CHEMICAL SURFACE TREATMENT</subject><subject>CHEMISTRY</subject><subject>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</subject><subject>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</subject><subject>COATING MATERIAL WITH METALLIC MATERIAL</subject><subject>COATING METALLIC MATERIAL</subject><subject>DIFFUSION TREATMENT OF METALLIC MATERIAL</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL</subject><subject>METALLURGY</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHB3LlXwcYx0DVJw8w_ydQzx9PdT8HUN8fB3UXD0c1EIdvX1dPb3cwl1DvEPUnBxDfN0dlXwdfQLdXN0DgkN8vRzh6rmYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBobGhkYGFqYWjsZEKQIATO0tOg</recordid><startdate>20130617</startdate><enddate>20130617</enddate><creator>SAKAMOTO YUTA</creator><creator>HAMAGUCHI JUNICHI</creator><creator>IWASAWA HIROAKI</creator><creator>TAKEDA NAOKI</creator><creator>UCHIDA YOHEI</creator><creator>ENDO YOHEI</creator><creator>NAKAMURA SHINYA</creator><creator>KODAIRA SHUJI</creator><scope>EVB</scope></search><sort><creationdate>20130617</creationdate><title>Cu LAYER FORMATION METHOD AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD</title><author>SAKAMOTO YUTA ; HAMAGUCHI JUNICHI ; IWASAWA HIROAKI ; TAKEDA NAOKI ; UCHIDA YOHEI ; ENDO YOHEI ; NAKAMURA SHINYA ; KODAIRA SHUJI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2013120858A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CHEMICAL SURFACE TREATMENT</topic><topic>CHEMISTRY</topic><topic>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</topic><topic>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</topic><topic>COATING MATERIAL WITH METALLIC MATERIAL</topic><topic>COATING METALLIC MATERIAL</topic><topic>DIFFUSION TREATMENT OF METALLIC MATERIAL</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL</topic><topic>METALLURGY</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</topic><toplevel>online_resources</toplevel><creatorcontrib>SAKAMOTO YUTA</creatorcontrib><creatorcontrib>HAMAGUCHI JUNICHI</creatorcontrib><creatorcontrib>IWASAWA HIROAKI</creatorcontrib><creatorcontrib>TAKEDA NAOKI</creatorcontrib><creatorcontrib>UCHIDA YOHEI</creatorcontrib><creatorcontrib>ENDO YOHEI</creatorcontrib><creatorcontrib>NAKAMURA SHINYA</creatorcontrib><creatorcontrib>KODAIRA SHUJI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SAKAMOTO YUTA</au><au>HAMAGUCHI JUNICHI</au><au>IWASAWA HIROAKI</au><au>TAKEDA NAOKI</au><au>UCHIDA YOHEI</au><au>ENDO YOHEI</au><au>NAKAMURA SHINYA</au><au>KODAIRA SHUJI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Cu LAYER FORMATION METHOD AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD</title><date>2013-06-17</date><risdate>2013</risdate><abstract>PROBLEM TO BE SOLVED: To provide a Cu film formation method which can tightly bury conductive materials of Cu inside fine recesses and which is optimal for obtaining wiring excellent in conductivity with high productivity.SOLUTION: A Cu layer formation method of an embodiment in which Cu is buried in recesses 16 formed on a surface of a workpiece 11, comprises: a first step of forming a Cu film 17 on a surface of the workpiece including inner surfaces of the recesses 16; and a second step of burying Cu in the recesses by flowing the Cu film due to a reflow process. In the middle of the second step, Cu atoms and Cu ions are supplied to the surface of the workpiece.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2013120858A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CHEMICAL SURFACE TREATMENT
CHEMISTRY
COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
COATING MATERIAL WITH METALLIC MATERIAL
COATING METALLIC MATERIAL
DIFFUSION TREATMENT OF METALLIC MATERIAL
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL
METALLURGY
SEMICONDUCTOR DEVICES
SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION
title Cu LAYER FORMATION METHOD AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T02%3A55%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SAKAMOTO%20YUTA&rft.date=2013-06-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2013120858A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true