PHASE-LOCKED LOOP AND PHASE-LOCKED LOOP CONTROL METHOD

PROBLEM TO BE SOLVED: To provide a phase-locked loop and a phase-locked loop control method that implement a precise phase lock under fractional frequency division using fewer division numbers.SOLUTION: A phase comparator 3 converts a phase difference of a comparison clock from a reference clock to...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: HONGO HIRONOBU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HONGO HIRONOBU
description PROBLEM TO BE SOLVED: To provide a phase-locked loop and a phase-locked loop control method that implement a precise phase lock under fractional frequency division using fewer division numbers.SOLUTION: A phase comparator 3 converts a phase difference of a comparison clock from a reference clock to an output current. A capacitor 4 outputs a voltage depending on the current input from the phase comparator 3. A VCO 6 controls an output frequency according to the voltage input from the capacitor 4 to output a signal having the output frequency. A variable frequency divider 7 divides the frequency of the signal output from the VCO 6 into a different value in a predetermined period to generate the comparison clock based on frequency division with a fractional value. A pulse counter 8 counts the number of comparison clocks output from the variable frequency divider 7. A compensation factor calculation section 9 acquires compensation values of current and voltage for the capacitor 4 on the basis of the count value of the pulse counter 8. A DAC 11 applies a compensating current to the capacitor 4 on the basis of the compensation values.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2013093759A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2013093759A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2013093759A3</originalsourceid><addsrcrecordid>eNrjZDAL8HAMdtX18Xf2dnVR8PH3D1Bw9HNRwBR19vcLCfL3UfB1DfHwd-FhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGhsYGlsbmppaOxkQpAgBCaSgo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PHASE-LOCKED LOOP AND PHASE-LOCKED LOOP CONTROL METHOD</title><source>esp@cenet</source><creator>HONGO HIRONOBU</creator><creatorcontrib>HONGO HIRONOBU</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a phase-locked loop and a phase-locked loop control method that implement a precise phase lock under fractional frequency division using fewer division numbers.SOLUTION: A phase comparator 3 converts a phase difference of a comparison clock from a reference clock to an output current. A capacitor 4 outputs a voltage depending on the current input from the phase comparator 3. A VCO 6 controls an output frequency according to the voltage input from the capacitor 4 to output a signal having the output frequency. A variable frequency divider 7 divides the frequency of the signal output from the VCO 6 into a different value in a predetermined period to generate the comparison clock based on frequency division with a fractional value. A pulse counter 8 counts the number of comparison clocks output from the variable frequency divider 7. A compensation factor calculation section 9 acquires compensation values of current and voltage for the capacitor 4 on the basis of the count value of the pulse counter 8. A DAC 11 applies a compensating current to the capacitor 4 on the basis of the compensation values.</description><language>eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130516&amp;DB=EPODOC&amp;CC=JP&amp;NR=2013093759A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130516&amp;DB=EPODOC&amp;CC=JP&amp;NR=2013093759A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HONGO HIRONOBU</creatorcontrib><title>PHASE-LOCKED LOOP AND PHASE-LOCKED LOOP CONTROL METHOD</title><description>PROBLEM TO BE SOLVED: To provide a phase-locked loop and a phase-locked loop control method that implement a precise phase lock under fractional frequency division using fewer division numbers.SOLUTION: A phase comparator 3 converts a phase difference of a comparison clock from a reference clock to an output current. A capacitor 4 outputs a voltage depending on the current input from the phase comparator 3. A VCO 6 controls an output frequency according to the voltage input from the capacitor 4 to output a signal having the output frequency. A variable frequency divider 7 divides the frequency of the signal output from the VCO 6 into a different value in a predetermined period to generate the comparison clock based on frequency division with a fractional value. A pulse counter 8 counts the number of comparison clocks output from the variable frequency divider 7. A compensation factor calculation section 9 acquires compensation values of current and voltage for the capacitor 4 on the basis of the count value of the pulse counter 8. A DAC 11 applies a compensating current to the capacitor 4 on the basis of the compensation values.</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAL8HAMdtX18Xf2dnVR8PH3D1Bw9HNRwBR19vcLCfL3UfB1DfHwd-FhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGhsYGlsbmppaOxkQpAgBCaSgo</recordid><startdate>20130516</startdate><enddate>20130516</enddate><creator>HONGO HIRONOBU</creator><scope>EVB</scope></search><sort><creationdate>20130516</creationdate><title>PHASE-LOCKED LOOP AND PHASE-LOCKED LOOP CONTROL METHOD</title><author>HONGO HIRONOBU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2013093759A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>HONGO HIRONOBU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HONGO HIRONOBU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PHASE-LOCKED LOOP AND PHASE-LOCKED LOOP CONTROL METHOD</title><date>2013-05-16</date><risdate>2013</risdate><abstract>PROBLEM TO BE SOLVED: To provide a phase-locked loop and a phase-locked loop control method that implement a precise phase lock under fractional frequency division using fewer division numbers.SOLUTION: A phase comparator 3 converts a phase difference of a comparison clock from a reference clock to an output current. A capacitor 4 outputs a voltage depending on the current input from the phase comparator 3. A VCO 6 controls an output frequency according to the voltage input from the capacitor 4 to output a signal having the output frequency. A variable frequency divider 7 divides the frequency of the signal output from the VCO 6 into a different value in a predetermined period to generate the comparison clock based on frequency division with a fractional value. A pulse counter 8 counts the number of comparison clocks output from the variable frequency divider 7. A compensation factor calculation section 9 acquires compensation values of current and voltage for the capacitor 4 on the basis of the count value of the pulse counter 8. A DAC 11 applies a compensating current to the capacitor 4 on the basis of the compensation values.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2013093759A
source esp@cenet
subjects AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title PHASE-LOCKED LOOP AND PHASE-LOCKED LOOP CONTROL METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T13%3A49%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HONGO%20HIRONOBU&rft.date=2013-05-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2013093759A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true