ROW CONVERSION CIRCUIT AND ROW CONVERSION METHOD

PROBLEM TO BE SOLVED: To provide a row conversion circuit capable of expanding a row conversion mode while suppressing the increase of a logic circuit.SOLUTION: A row conversion circuit includes: a row conversion mode setting portion 11 for setting a number N of rows after conversion; M pieces of me...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TSUCHIDA YASUSHI, YAMAGUCHI TOMIICHI, ABE YASUYUKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a row conversion circuit capable of expanding a row conversion mode while suppressing the increase of a logic circuit.SOLUTION: A row conversion circuit includes: a row conversion mode setting portion 11 for setting a number N of rows after conversion; M pieces of memories 12; a write address producing portion 13 for producing write address in each memory 12, and updating the write address so as to indicate a writing position of the next M-row input data; a write data control portion 14 for writing each bit of the M-row input data at a position of the write address of each memory 12; a selection signal producing portion 15 for producing a selection signal indicating N pieces of the M pieces of the memories 12, and updating the selection signal so as to indicate the next another N pieces; a read address producing portion 16 for producing a read address in each of the N pieces of memories 12 indicated by the selection signal; a read address updating control portion 17 for controlling the read address producing portion 16; and a data selection output portion 18 for reading out N-row data from the M pieces of the memories 12 according to the selection signal and the read address.