DEBUG CIRCUIT COMPARING PROCESSOR INSTRUCTION SET OPERATING MODE

PROBLEM TO BE SOLVED: To debug a code on a processor that has a plurality of instruction sets.SOLUTION: A target instruction set operating mode register 52, an address range start address register 54 and an address range end address register 56, which are included in a debug circuit 18, are loaded b...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	RIZK NABIL AMIR, RODNEY WAYNE SMITH, KEVIN CHARLES BURKE, BRIAN MICHAEL STEMPEL, DAREN EUGENE STREETT, KEVIN ALLEN SAPP, LESLIE MARK DEBRUYNE, THOMAS ANDREW SARTORIUS
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!