SEMICONDUCTOR DEVICE MANUFACTURING METHOD

PROBLEM TO BE SOLVED: To inhibit defects such as a dimple occurring due to peeling of an insulation film swell part remaining at a boundary between an insulation film on a capacitor and an insulation film on a region where a capacitor is not formed when both insulation films are planarized after a p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MASUKO TATSUYA, TANABE RYOICHI, SUGIOKA SHIGERU, SAKO NOBUYUKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MASUKO TATSUYA
TANABE RYOICHI
SUGIOKA SHIGERU
SAKO NOBUYUKI
description PROBLEM TO BE SOLVED: To inhibit defects such as a dimple occurring due to peeling of an insulation film swell part remaining at a boundary between an insulation film on a capacitor and an insulation film on a region where a capacitor is not formed when both insulation films are planarized after a part of the insulation film on the capacitor is removed in planarization of both insulation films.SOLUTION: Assuming that a shortest distance of an insulation film swell part remaining at a boundary from a rise point of the swell part in a horizontal direction is Lr, and an etching amount is Hd, an aspect ratio Hd/Lr is set at 0.6 and under, preferably 0.25 and under. An etching opening end on the capacitor is formed in a shape of a saw blade. Or a lateral face of the opening end is formed in a slanted shape. Or a slit is formed on the opening end.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2013048189A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2013048189A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2013048189A3</originalsourceid><addsrcrecordid>eNrjZNAMdvX1dPb3cwl1DvEPUnBxDfN0dlXwdfQLdXN0DgkN8vRzV_B1DfHwd-FhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGhsYGJhaGFpaOxkQpAgCO0CUQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE MANUFACTURING METHOD</title><source>esp@cenet</source><creator>MASUKO TATSUYA ; TANABE RYOICHI ; SUGIOKA SHIGERU ; SAKO NOBUYUKI</creator><creatorcontrib>MASUKO TATSUYA ; TANABE RYOICHI ; SUGIOKA SHIGERU ; SAKO NOBUYUKI</creatorcontrib><description>PROBLEM TO BE SOLVED: To inhibit defects such as a dimple occurring due to peeling of an insulation film swell part remaining at a boundary between an insulation film on a capacitor and an insulation film on a region where a capacitor is not formed when both insulation films are planarized after a part of the insulation film on the capacitor is removed in planarization of both insulation films.SOLUTION: Assuming that a shortest distance of an insulation film swell part remaining at a boundary from a rise point of the swell part in a horizontal direction is Lr, and an etching amount is Hd, an aspect ratio Hd/Lr is set at 0.6 and under, preferably 0.25 and under. An etching opening end on the capacitor is formed in a shape of a saw blade. Or a lateral face of the opening end is formed in a slanted shape. Or a slit is formed on the opening end.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130307&amp;DB=EPODOC&amp;CC=JP&amp;NR=2013048189A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130307&amp;DB=EPODOC&amp;CC=JP&amp;NR=2013048189A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MASUKO TATSUYA</creatorcontrib><creatorcontrib>TANABE RYOICHI</creatorcontrib><creatorcontrib>SUGIOKA SHIGERU</creatorcontrib><creatorcontrib>SAKO NOBUYUKI</creatorcontrib><title>SEMICONDUCTOR DEVICE MANUFACTURING METHOD</title><description>PROBLEM TO BE SOLVED: To inhibit defects such as a dimple occurring due to peeling of an insulation film swell part remaining at a boundary between an insulation film on a capacitor and an insulation film on a region where a capacitor is not formed when both insulation films are planarized after a part of the insulation film on the capacitor is removed in planarization of both insulation films.SOLUTION: Assuming that a shortest distance of an insulation film swell part remaining at a boundary from a rise point of the swell part in a horizontal direction is Lr, and an etching amount is Hd, an aspect ratio Hd/Lr is set at 0.6 and under, preferably 0.25 and under. An etching opening end on the capacitor is formed in a shape of a saw blade. Or a lateral face of the opening end is formed in a slanted shape. Or a slit is formed on the opening end.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAMdvX1dPb3cwl1DvEPUnBxDfN0dlXwdfQLdXN0DgkN8vRzV_B1DfHwd-FhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGhsYGJhaGFpaOxkQpAgCO0CUQ</recordid><startdate>20130307</startdate><enddate>20130307</enddate><creator>MASUKO TATSUYA</creator><creator>TANABE RYOICHI</creator><creator>SUGIOKA SHIGERU</creator><creator>SAKO NOBUYUKI</creator><scope>EVB</scope></search><sort><creationdate>20130307</creationdate><title>SEMICONDUCTOR DEVICE MANUFACTURING METHOD</title><author>MASUKO TATSUYA ; TANABE RYOICHI ; SUGIOKA SHIGERU ; SAKO NOBUYUKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2013048189A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MASUKO TATSUYA</creatorcontrib><creatorcontrib>TANABE RYOICHI</creatorcontrib><creatorcontrib>SUGIOKA SHIGERU</creatorcontrib><creatorcontrib>SAKO NOBUYUKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MASUKO TATSUYA</au><au>TANABE RYOICHI</au><au>SUGIOKA SHIGERU</au><au>SAKO NOBUYUKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE MANUFACTURING METHOD</title><date>2013-03-07</date><risdate>2013</risdate><abstract>PROBLEM TO BE SOLVED: To inhibit defects such as a dimple occurring due to peeling of an insulation film swell part remaining at a boundary between an insulation film on a capacitor and an insulation film on a region where a capacitor is not formed when both insulation films are planarized after a part of the insulation film on the capacitor is removed in planarization of both insulation films.SOLUTION: Assuming that a shortest distance of an insulation film swell part remaining at a boundary from a rise point of the swell part in a horizontal direction is Lr, and an etching amount is Hd, an aspect ratio Hd/Lr is set at 0.6 and under, preferably 0.25 and under. An etching opening end on the capacitor is formed in a shape of a saw blade. Or a lateral face of the opening end is formed in a slanted shape. Or a slit is formed on the opening end.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2013048189A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE MANUFACTURING METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T18%3A15%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MASUKO%20TATSUYA&rft.date=2013-03-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2013048189A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true